Breaking News
Content tagged with FPGA/PLD/CPLD
posted in March 2008
Page 1 / 2   >   >>
New brain boggler - this one is a "corker"!
Programmable Logic DesignLine Blog  
3/31/2008   Post a comment
I just ran across a great website containing "The world's hardest easy geometry problems"; these are GREAT - they'll keep you busy for hours!
Startups give virtualization a novel twist
News & Analysis  
3/31/2008   Post a comment
Two startups--3Leaf Systems and ScaleMP--are giving virtualization a new twist to help create large systems made up from multiple x86 servers.
New capabilities for programming massively parallel processors
Product News  
3/31/2008   Post a comment
Ambric's new release of the aDesigner tool suite includes performance analysis capabilities to optimize program execution across hundreds of processors.
How to get the most out of a single timer on an MCU
Design How-To  
3/28/2008   5 comments
This article suggests a method to incorporate the functionality of both an RTC and a PWM in a microcontroller equipped with only a single timer.
French Engineering Student looking for summer internship
Programmable Logic DesignLine Blog  
3/28/2008   Post a comment
Do you know of any summer intern positions available in the robotics and/or microelectronics arenas for a young, enterprising engineering student?
Researchers tout foldable, stretchable Si circuits
Product News  
3/28/2008   1 comment
Researchers at the University of Illinois have developed a new form of stretchable silicon integrated circuit that can wrap around complex shapes such as spheres, body parts and aircraft wings, and can operate during stretching, compressing, folding and other types of extreme mechanical deformations, without a reduction in electrical performance.
Silicon Labs : Clock multiplier generates any output frequency
Product News  
3/28/2008   Post a comment
Silicon Laboratories has expanded its portfolio of reconfigurable, frequency-agile precision clocks with a single input, single output jitter-attenuating clock multiplier IC.
HD video line buffering in FPGA
Design How-To  
3/28/2008   Post a comment
Complex video processing algorithms -- encoding, motion estimation, and scaling -- implemented using FPGAs need access to various pixel values within a single frame or across multiple frames. The required video line buffers within an FPGA make video applications memory intensive.
Unleash the power of your laptop computer's TouchPad
Programmable Logic DesignLine Blog  
3/27/2008   Post a comment
I recently discovered that the TouchPad on my notepad computer has a lot of mega-cool features I'd never heard of before!
Fully-programmable audio ICs deliver advanced features to heighten HDTV experience
Product News  
3/27/2008   Post a comment
Analog Devices, Inc. (ADI) has introduced two audio processors for HDTV sound that provide uninterrupted, high-fidelity audio connectivity from a variety of digital and analog home entertainment sources.
AVTECH reduces IP surveillance camera cost by 45% using eASIC
Product News  
3/26/2008   Post a comment
eASIC's zero mask-charge ASIC said to deliver increased functionality at significantly lower cost than a low-density FPGA.
Affordable silicon customization from eASIC
Product News  
3/26/2008   Post a comment
eASIC announces affordable silicon customization; first phase enables cost reduction of low-density FPGAs; replaces parts from Altera and Xilinx.
Yet More On Decoupling, Part 6: Simulating the complete op amp/power supply circuit
Design How-To  
3/26/2008   2 comments
The sixth and final installment of this series on power-supply decoupling and bypass capacitors simulates the interaction effects of the complete circuit, by driving a signal into an amplifier so that the load current itself causes the excitation on the supply rails.
How to achieve design flexibility for free using Structured ASIC approaches
Design How-To  
3/26/2008   Post a comment
Under certain circumstances, it is possible over the lifetime of a design to reduce the time to market and/or production time without incurring additional costs.
ViASIC technology boasts 2-week turnaround from tapeout to ASIC production
News & Analysis  
3/26/2008   Post a comment
Sandia Laboratories' ViASIC-based ViArray platform achieves rapid turnaround time for radiation-hardened designs.
Altera's newly packaged Cyclone III FPGAs target portable applications
Product News  
3/25/2008   Post a comment
New M164 package from Altera is said to feature the highest logic, memory, and DSP per board area in power- and space-sensitive applications.
QuickLogic speeds hard disk drive transfers with new system block
Product News  
3/25/2008   Post a comment
New UDMA block block from QuickLogic quadruples performance of reading data from an HDD using the Parallel ATA interface.
Reporter's notebook: Octopus consumes Hong Kong
News & Analysis  
3/25/2008   Post a comment
Our skeptical reporter in Hong Kong is now a believer in near field communications.
Two new cool USB-based products
Programmable Logic DesignLine Blog  
3/25/2008   Post a comment
Check out this can-shaped memory card reader and a compact temperature and humidity sensor.
Carbon could enable fastest chips
Product News  
3/25/2008   Post a comment
Carbon transistors could outperform the fastest chip materials, including indium antimonide, according to researchers at the University of Maryland.
Mouser Electronics now stocking Actel's Icicle Kit
News & Analysis  
3/24/2008   Post a comment
Battery-powered Icicle Kit based on Actel's low-power IGLOO FPGA.
Bottom Line Technologies to provide Xilinx training in Northeast U.S.
News & Analysis  
3/24/2008   Post a comment
Xilinx says Bottom Line Technologies is its exclusive training provider for the Northeast U.S. region.
Altera FPGAs employed in electronic warfare system
News & Analysis  
3/24/2008   Post a comment
SR-5124 multi-channel signals acquisition system based on Altera's Stratix II FPGAs is selected for use by U.S. Navy and German Ministry of Defense.
Xilinx releases ISE Design Suite 10.1
Product News  
3/24/2008   Post a comment
The latest release of the ISE Design Suite from Xilinx provides a unified, high-speed, high-performance solution for FPGA logic, embedded, and DSP designers.
Fiery explosions and beautiful reactions
Programmable Logic DesignLine Blog  
3/24/2008   Post a comment
From Gummy Bears undergoing a fiery death to a mega-cool animation of the inner life of a cell.
Strategies for minimizing Xilinx implementation tool runtimes
Design How-To  
3/24/2008   Post a comment
When coupled with the new capabilities provided by the latest release of the Xilinx ISE Design Suite, these strategies can significantly reduce implementation tool runtimes.
The Mathworks Expands Product Portfolio For Electronic System Verification
Product News  
3/24/2008   Post a comment
The MathWorks now offers a continuous verification workflow that connects system-level models and algorithms developed in MATLAB and Simulink with digital hardware simulators from the three major EDA companies.
DSP system design, part 2: Critical design choices
Design How-To  
3/24/2008   Post a comment
Part 2 shows how to choose hardware and software architectures, how to choose an RTOS, and how algorithm and I/O libraries impact the development process.
Video guide - getting started with Xilinx FPGAs
Programmable Logic DesignLine Blog  
3/21/2008   Post a comment
I just ran across this jolly interesting step-by-step video guide that was put together by design engineer Anthony Burch.
Synopsys acquires Synplicity
Blog  
3/20/2008   3 comments
Synopsys announced that it has signed a definitive agreement to acquire Synplicity, Inc. for $8.00 cash per Synplicity share.
Nanotechnology boosts thermoelectric effect
Design How-To  
3/20/2008   Post a comment
Nanotechnology improves the efficiency of thermoelectric materials used to cool semiconductors and to generate electricity from heat.
Read Arthur C Clarke's geostationary satellite article
News & Analysis  
3/20/2008   Post a comment
Eutelset SA (Paris, France) has paid tribute to science fiction writer Sir Arthur C. Clarke as the "father of the geostationary orbit." In October 1945, long before he broke through as a fiction writer Clarke published an article in the U.K. journal 'Wireless World' that mapped out the potential of the geostationary orbit for satellite communications.
Convert your docs to speech and load them on your iPod
Programmable Logic DesignLine Blog  
3/19/2008   Post a comment
This free website is amazing - it allows you to convert your Text, Word, Acrobat, etc docs into audio files and load them onto your iPod for your later listening pleasure.
Altera and Bitec deliver platform for next-generation video system development
Product News  
3/19/2008   Post a comment
New platform from Altera and Bitec provides complete design environment for the creation of high-performance video applications.
"Dialectize" any webpage
Programmable Logic DesignLine Blog  
3/19/2008   Post a comment
Have you ever wondered what a website like CNN would look like in a redneck dialect (or Jive, Cockney, Sweedish Chef, ...)? Well, now you can see!
Starter kit for adding audio to embedded designs
Product News  
3/18/2008   Post a comment
Microchip Technology makes adding digital audio to embedded designs easy with new $59.98 MPLAB Starter Kit for dsPIC DSCs.
Structured ASICs for military and aerospace SoCs and FPGA-to-ASIC conversions
Product News  
3/18/2008   Post a comment
Military temperature range XPressArray-II Structured ASIC technology from ON Semiconductor reduces NRE and unit cost and offers pin-for-pin FPGA replacement.
Multimode sensor processing using Massively Parallel Processor Arrays (MPPAs)
Design How-To  
3/18/2008   Post a comment
A multimode sensor processing solution that is upwardly scalable, reconfigurable, and programmable, all while reducing development costs and time to market.
The most advanced quadruped robot on the planet?
Programmable Logic DesignLine Blog  
3/18/2008   Post a comment
This video shows an amazing "Dogoid" robot that moves in an incredibly lifelike manner.
The DIY Calculator now has a BASIC Interpreter!
Programmable Logic DesignLine Blog  
3/17/2008   Post a comment
A reader has created a mega-cool BASIC Interpreter using the virtual DIY Calculator's assembly language.
Awareness test
Programmable Logic DesignLine Blog  
3/17/2008   Post a comment
This is a rather interesting psychological test to see how much attention you're paying to what's going on around you.
ZTE leverages Altera Stratix II FPGAs to deliver new TD-SCDMA remote radio unit
News & Analysis  
3/17/2008   Post a comment
Time-to-market, performance, and flexibility benefits are key factors in ZTE's selection of Altera's Stratix II FPGAs for use in TD-SCDMA RRU.
Xilinx delivers complete Virtex-5 FPGA solution for XAUI protocol
Product News  
3/17/2008   Post a comment
Free reference design and protocol pack enable users to design with confidence across a broad range of markets in communications, networking, storage, and computing.
Actel "Ices the Competition" with their new low-power, I/O-optimized FPGAs
Product News  
3/17/2008   Post a comment
Actel claims that its new IGLOO PLUS FPGA family delivers the industry's best power, area, logic, and "features" per I/O.
Zuverlaessig und schnell: Monos-Flash
Design How-To  
3/17/2008   Post a comment
Embedded Non-Volatile-Memory (NVM) ist eines der wichtigsten Technologieelemente in der Mikrocontrollerwelt, denn die CPU-Kerne sind inzwischen so schnell, dass die Leistung des Systems oft mehr vom Speichersystem abhaengt als vom Kern. Ausserdem ist das NVM-Modul oft im Fokus der Qualitaetsspezialisten, denn es gilt landlaeufig als ein Modul mit Qualitaetsrisiken. Renesas Technologys MONOS Flash sorgt fuer Geschwindigkeit und Zuverlaessigkeit.
DSP system design, part 1: The basic laws
Design How-To  
3/17/2008   Post a comment
Here are ten laws that guide DSP system development. Topics covered include economies of scale and experience effect, DSPs vs. FPGAs, fixed- vs. floating-point, and RTOSs and algorithm libraries.
Actel combines low power and high I/O
Product News  
3/17/2008   Post a comment
In order to address the needs of portable designs in industrial, medical and instrumentation applications, Actel has introduced a new family of low-power FPGAs. Sporting the same low power consumption as the company's established Igloo family, Igloo plus devices are equipped with more I/O lines and a 'Flash Freeze' bus hold option.
Multimedia display development for automotive and industrial apps speeded by FPGA-plus-IP platform
Design How-To  
3/15/2008   Post a comment
A compact multimedia display development platform for automotive and industrial markets combining Xilinx FPGAs and Xylon IP cores. Applications include rear seat entertainment using inexpensive twisted pair wiring, navigation, and human machine interfaces for process monitoring and control.
Carbon beats copper at 45 nanometers
Product News  
3/14/2008   Post a comment
Carbon nanotubes outperformed copper interconnects at the 45-nm process node, according to Rensselaer Polytechnic Institute researchers.
Happy Pi day!
Programmable Logic DesignLine Blog  
3/14/2008   2 comments
Yes, it's that time of the year again, March 14 when we celebrate the mathematical constant Pi (after all, where would we be without it?)
Page 1 / 2   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

What's the Best Traveling Toolkit?
Max Maxfield
13 comments
A few years ago at a family Christmas party, I won a pocket knife as part of a "Dirty Santa" game. This little scamp was a Buck 730 X-Tract. In addition to an incredibly strong and sharp ...

Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
9 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
41 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
159 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)