Breaking News
Content tagged with FPGA/PLD/CPLD
posted in May 2011
Page 1 / 2   >   >>
Two methodologies for ASIC conversion
Design How-To  
5/31/2011   2 comments
Just how one converts from an FPGA design to an ASIC influences the value proposition for the end-product.
Nimbic launches cloud computing solution for EDA
News & Analysis  
5/31/2011   5 comments
Nimbic’s scalable and secure cloud computing solution – nCloud – delivers unprecedented scale and speed in system design and simulation.
Lattice and Digi-Key enter into global distribution agreement
News & Analysis  
5/31/2011   Post a comment
It’s jolly exciting to hear that Lattice Semiconductor and Digi-Key have just announced that they’ve signed a global distribution agreement.
Mentor’s TLM Synthesis links virtual prototyping and hardware implementation
News & Analysis  
5/31/2011   1 comment
Mentor Graphics has announced that its Catapult C high-level synthesis (HLS) tool now supports the synthesis of transaction level models (TLMs).
Chip makers join embedded vision group
News & Analysis  
5/31/2011   6 comments
More than a dozen vendors including ADI, Freescale, Nvidia and TI have joined a new industry group promoting computer vision in embedded systems.
Security ICs provide device protection for medical equipment manufacturers
Design How-To  
5/30/2011   Post a comment
Understand the need and tradeoffs, as well as solutions, when implementing data security in medical devices
Max meets Mini-Max (Sculpteo 3D models and printing)
Blog  
5/28/2011   12 comments
There’s a really cool website from whence you can order a miniature replica of yourself. This is obviously very handy to keep around in case you forget what you look like…
CAST adds FPGA / ASIC video and image processing IP cores
Product News  
5/28/2011   Post a comment
New image scaler, graphic accelerator, and video deinterlacer IP cores expand family of H.264, JPEG, and JPEG 2000 compression IP.
Radar Basics – Part 2: Pulse Doppler Radar
Design How-To  
5/28/2011   Post a comment
Doppler processing became possible with digital computers; today, nearly all radar systems incorporate Doppler processing.
Zombie tales for people with brains
Blog  
5/26/2011   7 comments
When I come to think about it, I’ve actually been seeing quite a lot of these little rascals recently, starting with The Walking Dead television series followed by all sorts of books…
Got Discworld?
Blog  
5/25/2011   23 comments
I am a HUGE fan of the author Terry Pratchett in general and of his Discworld books in particular. If you've not been exposed to these little rascals you are missing a real treat...
Hardware-assisted verification platform + Ethernet testing solution
News & Analysis  
5/25/2011   Post a comment
EVE’s ZeBu hardware-assisted verification family has been integrated with Xena’s high-density Ethernet testing solution.
New easicopy cell-based ASICs from eASIC
Product News  
5/25/2011   2 comments
The new easicopy cell-based ASIC from eASIC mitigates the traditional risks associated with cell-based ASIC design.
BSV-nano FPGA POL converter from Bellnix
Product News  
5/25/2011   4 comments
Partnering with Xilinx and Altera, the BSV-nano POL converter is said to provide optimal performance for the latest FPGAs designs.
My Geiger counter now counts (hurray)!
Blog  
5/24/2011   12 comments
My Geiger counter is on its way back to me. Quite apart from anything else, I can’t wait to test the little rascal out with my two radioactive marbles…
How to make a Geiger counter count
Design How-To  
5/24/2011   33 comments
When my Geiger counter kit refused to count (Click Here to see details), my friend David Ashton in Australia kindly offered to take a look at it for me.
FPGA development board help drive electric vehicles and the Smart Grid
Product News  
5/24/2011   1 comment
Microsemi and Ariane Controls are working together on a development platform to support key emerging electric-vehicle charging and related Smart Grid standards.
SpringSoft’s Protolink Probe Visualizer speeds verification of FPGA-based prototype boards
Product News  
5/23/2011   1 comment
Protolink Probe Visualizer enables real-time design visibility and RTL debug of off-the-shelf and custom boards for fast prototype verification and early SoC system validation.
Speeding verification of FPGA-based prototype boards with the ProtoLink Probe Visualizer
Design How-To  
5/23/2011   1 comment
Real-time design visibility and RTL debug of off-the-shelf and custom FPGA boards accelerates prototype verification and enables early SoC system validation.
Book Review: Idea Man by Paul Allen
Engineer’s Bookshelf  
5/22/2011   2 comments
Idea Man is billed as “A Memoir by the Cofounder of Microsoft” – and this is actually a really good way of presenting a book that’s sort-of, but not quite, an autobiography.
Cool Beans! Does this mean I’m (almost) famous?
Blog  
5/20/2011   11 comments
I just performed a search for *Cool Beans* in Google Images – you can only imagine my surprise to see my Cool Beans logo thingy prominently displayed…
Carbon Design Systems adds ARM Cortex-A15 models
Product News  
5/20/2011   1 comment
Carbon is the first model provider to offer support for the ARM Cortex-A15 core, thereby enabling architectural exploration and application software development for next-generation devices.
Verific unveils Perl interface for its SystemVerilog and VHDL front-end solutions
Product News  
5/20/2011   2 comments
Verific will demonstrate the SystemVerilog and VHDL Perl APIs, along with the rest of its product line in Booth #2733 at DAC 2011.
EVE’s ZeBu line expanded with new vertical solutions
Product News  
5/18/2011   Post a comment
ZeBu line offers improved support for the computer/peripherals, embedded processors, networking, and video markets.
EVE’s ZeBu integrated with ARM’s VSTREAM Virtual Debug Interface
Product News  
5/18/2011   Post a comment
ZeBu fast emulators linked with ARM’s software debuggers to improve the debugging of embedded software.
SpaceStudio 2.0: FPGA virtual platform technology for aerospace and multimedia
Product News  
5/18/2011   Post a comment
SpaceStudio 2.0 is a comprehensive Electronic System Level (ESL) tool that covers the entire embedded systems design cycle, including hardware/software partitioning.
Radar basics – Part 1
Design How-To  
5/17/2011   12 comments
Radar is ubiquitous in military applications being used in aircraft, missiles, ships, tanks, helicopters, ground stations, and more.
Hagiwara Electric launches C-to-FPGA design service
News & Analysis  
5/17/2011   Post a comment
New service helps customers to develop customized FPGA-based image processing libraries and solutions, using the Impulse CoDeveloper high-level synthesis tools.
End of an era – Last mechanical typewriters are sold
Blog  
5/17/2011   6 comments
This is a little sad in a nostalgic sort of way… not that any of us would ever again want to use a mechanical typewriter, of course, but still…
Continuing its acquisition spree, Xilinx buys Sarance Technologies
Blog  
5/17/2011   1 comment
The acquisition of this leading silicon IP provider bolsters Xilinx's capabilities for providing 40G, 100G, 150G and beyond Interlaken, Ethernet, and high-bandwidth bridges…
Xilinx buys co-founder of Interlaken Alliance
News & Analysis  
5/17/2011   Post a comment
Xilinx announced that it acquired Sarance Technologies, a supplier of ASIC and FPGA IP cores targeted at the packet processing space and a founding member of the Interlaken Alliance.
NextOp’s BugScope assertion synthesis reduces engineering time at Altera
News & Analysis  
5/16/2011   1 comment
BugScope Assertion Synthesis for Assertion-Based Verification reduces engineering time and engineering effort needed to create high quality functional coverage properties and assertions.
Cypress announces breakthrough feature for TrueTouch touchscreen controllers
Product News  
5/16/2011   2 comments
Manufacturers of handsets, GPS systems, cameras, and other mobile systems can offer benefits of capacitive touchscreens at resistive touchscreen costs (approximately 30% reduction in cost).
InPA Systems and S2C to enhance rapid prototype debug
News & Analysis  
5/16/2011   1 comment
New rapid debug technology to be demonstrated at SoCIP 2011 (Shanghai 5/24, Beijing 5/26) and DAC 2011 (San Diego, California).
Altium sets course for world-wide sales growth
News & Analysis  
5/16/2011   1 comment
Altium has announced the appointment of Martin Harris, CEO for Europe, Middle East and Africa (EMEA) to the position of Head of Global Field Operations.
The DAC theme for 2011 will be…
Blog  
5/16/2011   6 comments
For this year, one area that is definitely going to be a theme is FPGA-based prototyping. This is heating up into a must have tool in everyone’s arsenal…
System General now offers programming support for Lattice MachXO2 PLDs
Product News  
5/16/2011   1 comment
Customers using System General programming equipment who are entering the production phase of new electronic systems will incur no development delay or additional NRE costs to support MachXO2 PLDs.
Three screens, keyboards, and mice – but one small fly in the soup
Blog  
5/16/2011   16 comments
I’ve long referred to my office as “the pleasure dome” in jest – but recent developments really have made it a pleasure to go to work...
Embedded Systems Conference wrapup
IC Design Corner  
5/16/2011   Post a comment
Mike Demler's summary of EDA and IP vendor announcements at the Silicon Valley Embedded Systems Conference.
Altera expands deployment of NextOp's assertion synthesis tool
News & Analysis  
5/16/2011   Post a comment
Altera Corp. announced it has concluded a multi-year, multi-license agreement with Santa Clara-based NextOp Software Inc. to expand its deployment of the startup's initial product, BugScope assertion synthesis tool.
Is there a standard formal verification language?
Blog  
5/13/2011   1 comment
If you are a formal verification hero, then the plethora of languages and other “stuff” will not be confusing at all, but for the rest of us…
Quaffing a beer with The Father of EDA
Blog  
5/11/2011   4 comments
I must admit that I was a little nonplused when one of my friends asked “Would you like to chat with The Father of EDA?”
How to build a fast, custom FFT from C
Design How-To  
5/11/2011   3 comments
How C-to-FPGA tools enable software developers to push FFT algorithms into the body of an FPGA…
Complete sub-$500 programmable 100Gb Ethernet solution from Tabula and friends
Product News  
5/10/2011   1 comment
Tabula, MorethanIP, and NetLogic Microsystems collaborate to develop a complete sub-$500 programmable 100Gb Ethernet solution…
Ternary Search Engine (TSE) solution from Tabula and Algo-Logic Systems
Product News  
5/10/2011   2 comments
Collaboration produces a virtualization-optimized, OpenFlow-ready packet search engine device…
Xilinx Virtex-7 FPGAs score in prestigious 2011 EE Times ACE Awards
News & Analysis  
5/10/2011   2 comments
The folks at Xilinx are currently jumping up and down in excitement because…
Digital Blocks’ DB9000 TFT LCD controller IP cores now support AMBA AXI4
Product News  
5/10/2011   1 comment
Taking advantage of the AXI4 QoS and long burst length capabilities, the DB9000AXI4 targets High Resolution TFT LCD panels applications.
Digital Blocks announces 8051 microcontroller soft IP core
Product News  
5/10/2011   8 comments
The DB8051C-FSM 8-bit microcontroller’s low VLSI footprint and high performance make it particularly suitable for flexible, complex FSM designs.
This is the FUNNIEST video – the ultimate dog tease!
Blog  
5/10/2011   6 comments
My friend Alex in Atlanta just pointed me at one of the funniest videos I’ve seen on YouTube…
Altera's Quartus II design software features Qsys System Integration Tool
Product News  
5/9/2011   3 comments
The industry's first FPGA-Optimized Network-on-a-Chip (NoC) interconnect delivers up to 2X the performance versus SOPC Builder.
Page 1 / 2   >   >>


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
1 Comment
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
27 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
127 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Jeremy Cook

Inspection Rejection: Why More Is Less in a Vision System
Jeremy Cook
3 comments
Albert Einstein has been quoted as saying, "Everything should be as simple as possible, but not simpler." I would never claim to have his level of insight -- or such an awesome head of ...

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)