Breaking News
Internet of Things Designline
posted in October 2002
Page 1 / 3   >   >>
Compensation for Mixed-Signal Errors in 802.11a ZIF Receivers
News & Analysis  
10/31/2002   Post a comment
Cost pressures are forcing 802.11a WLAN designers to explore new receiver approaches in their system designs. This article compares the performance of superhet and ZIF receivers in 802.11a architectures.
Buffers minimize jitter in clock distribution, differential signal lines
News & Analysis  
10/30/2002   Post a comment
This article - an expanded version of a contribution on High Speed Design which appeared in EE Times' October 7th InFocus Signals section - discusses two different techniques for minimizing jitter: One uses buffering on clock distribution trees; the other uses buffers at each side of a differential signaling line. Cypress engineers explain.
Disciplined Power Management in Backplanes
News & Analysis  
10/30/2002   Post a comment
GTLP-Gunning Transceiver Logic Plus-requires specialized voltage levels, and produces a number of static and dynamic states. It is important to understand how various power supply configurations affect efficiency and parts count. It is possible to adjust the levels of these power supplies, but the designer must recognize the impact on device performance. Fairchild's Eddie Suckow analyzes some of the tradeoff decisions effecting backplane system performance.
Optimal Tools Needed for 3G FDD PHY Design
News & Analysis  
10/30/2002   Post a comment
To ease the 3G physical layer design process, system-level design tools must provide versatility, spec compliance, a good GUI, and more. Here's a look at why.
Choosing the Right Mixed-Signal Test Equipment
News & Analysis  
10/30/2002   Post a comment
Today's high-speed, mixed-signal measurements challenge the capabilities of traditional test equipment. Agilent's Dave Sontag describes three different mixed-signal analysis solutions that provide time-correlated views of both analog and digital data, along with the strengths and weaknesses of each one.
Digital multiphase pumps power for CPU cores
News & Analysis  
10/29/2002   Post a comment
While processor core voltages will drop to 1 V and below, current demand will rise, likely topping 150A by 2005, writes these power management engineers. New-generation PC power modules will need to process transients estimated to be 1000 A/ns at the processor, they say. The only way to do this is to stick fingers into the CPU, and anticipate what it needs - a technique they call "digital power." PA offers an early (albeit partial) exposure to what this entails.
Improving DWDM Performance with Optical Signal Processing
Design How-To  
10/29/2002   Post a comment
By combining the capabilities of a digital signal processor (DSP) with a spatial light modulator, designers can build an optical signal processing solution that effectively grooms, filters, adds, drops, and blocks DWDM signals in metro and wide area networking (MAN and WAN) designs.
PROXIM'S Harmony 802.11a WLAN Card: Burning Up The Airwaves
Teardown  
10/28/2002   Post a comment
As standards wars rage on in 802.11 wireless local-area networks, the Proxim Harmony 802.11a card shows the promise of a cost-effective wireless bandwidth adequate for video and data by cranking up wireless data rates to a theoretical 54 Mbits/second and beyond, although actual throughput is lower.
Agere's switch can hit 80Gbits/s
News & Analysis  
10/28/2002   Post a comment
Flood of serial entrants confounds designers
News & Analysis  
10/28/2002   Post a comment
About the time microprocessors were approaching gigahertz speeds, I/O was the systems performance bottleneck.
Too many specs confuse server design
Design How-To  
10/28/2002   Post a comment
Today there seem to be more "industry-standard" technologies available than ever before for connecting together server subsystems, but many of these technologies overlap.
Serial schemes eyed for disk storage
Design How-To  
10/28/2002   Post a comment
The current state of the industry for device-level storage attachment requires system designers to develop multiple solutions for a full range of storage price/performance options.
Robust designs cut vendor hype
Design How-To  
10/28/2002   Post a comment
Over the years, the industry and its customers have been yanked through various vendor-driven interconnect adventures only to be disappointed as reality displaced hype.
Rapid IO fits interconnect requirements for embedded systems
Design How-To  
10/28/2002   Post a comment
High-performance embedded systems are typically made up of a variety of processing elements operating in a distributed computing fashion.
Next-Generation I/O
Design How-To  
10/28/2002   Post a comment
Making the best interconnect choice: weighing the pros and cons
Design How-To  
10/28/2002   Post a comment
System performance bottlenecks have gradually moved from the processing portion of high-speed applications to the input/output section.
Compatibility issue slows PCI Express
Design How-To  
10/28/2002   Post a comment
PCI Express' innovative approach to I/O is fascinating and, when faster versions become available, it may have interesting potential for future applications. However, the current generation of PCI Express doesn't have a strong value proposition.
Common physical layer issues underlie new I/O standards
Design How-To  
10/28/2002   Post a comment
The challenge before the industry is to sort through the various emerging I/O standards. To a large extent, the potential performance and cost of a system are determined at the physical layer of the interface.
Backplanes: tough interconnect choices
Design How-To  
10/28/2002   Post a comment
Amanufacturer in the embedded-computer industry must choose from more than 65 fabrics on a list that just keeps growing.
Architecture backs up all local I/Os
News & Analysis  
10/28/2002   Post a comment
In local interconnects, it is probable that no single technology dominates.
Advanced switching boosts PCI Express
News & Analysis  
10/28/2002   Post a comment
Data communications and telecommunications systems are converging, placing new requirements on the system building blocks that are at the heart of the communications infrastructure.
On a mission
News & Analysis  
10/24/2002   Post a comment
Twenty years ago, it was an innovation with unrealized potential and a handful of advocates. Today, DSP serves innumerable applications and exerts a gravitational field that has drawn hundreds of silicon IP and software developers into its orbit.
Mediatek reports profit gain
News & Analysis  
10/24/2002   Post a comment
Exploration of the design space for integrated Bluetooth CMOS RFICs
News & Analysis  
10/24/2002   Post a comment
In order to give some perspective to the design problem for a Bluetooth receiver, it is useful to examine the performance required to meet two well-understood specifications: sensitivity and intermodulation level.
Broadband FH Wireless Radios Solve Last-Mile Gap
News & Analysis  
10/24/2002   Post a comment
Designers developing 2.4 GHz fixed broadband wireless radios must contend with interference from WLANs, microwave ovens, and more. By moving to a FH radio, designers can dodge this interference and provide high-speed Internet links.
Actel's revenues slip sequentially
News & Analysis  
10/23/2002   Post a comment
How HyperTransport and PCI Express complement each other
News & Analysis  
10/23/2002   Post a comment
The proliferation of new interconnect technologies has some designers scratching their heads, many believing that there are no significant differences among the alternatives, and that all compete for the same applications.
Challenges in HyperTransport Verification
News & Analysis  
10/22/2002   Post a comment
As HyperTransport designs proliferate the comm sector, verification will become a bigger issue for equipment and chip designers. Through a solid bus functional model, designers can tackle many of these verification headaches
Page 1 / 3   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Aging Brass: Cow Poop vs. Horse Doo-Doo
Max Maxfield
41 comments
As you may recall, one of the things I want to do with the brass panels I'm using in my Inamorata Prognostication Engine is to make them look really old. Since everything is being mounted ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
18 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)