Design Con 2015
Breaking News
Content tagged with Design Tools (EDA)
posted in January 2003
Taking on the 130nm node and beyond
News & Analysis  
1/13/2003   Post a comment
Texas Instruments' ASIC design team has been designing large, high-performance chips at the 130nm node for over two years.
Software takes center stage to meet vital SoC goals
News & Analysis  
1/13/2003   Post a comment
ASIC vendors are in the software business — and not just as a nice sideline.
SoC technical difficulties ahead; stand by
News & Analysis  
1/13/2003   Post a comment
Despite the assurances of foundries, ASIC vendors and tool suppliers that the problems with 130-nanometer CMOS are well in hand and that 90 nm is ready to use, there is a rumbling of voices from experienced design teams that not all is well.
SOC Road Map
News & Analysis  
1/13/2003   Post a comment
Next generation SoCs: optimized IP platforms
News & Analysis  
1/13/2003   Post a comment
Consumer demand for more functionality, higher performance and lower cost adds greater continual pressure on SoC manufacturers.
Lessons learned from extending 0.12 µm CMOS for multimillion gate, IP designs
News & Analysis  
1/13/2003   Post a comment
Complexity is very high with multimillion-gate, IP rich designs in CMOS12, involving many components in the nanometer SoC manufacturing chain.
Future success of SoCs and platforms lies in verification
News & Analysis  
1/13/2003   Post a comment
Market demands for high integration and high functionality have driven most silicon devices to become SoC devices.
Async chip design eases process shift
News & Analysis  
1/13/2003   Post a comment
We knew that our innovative asynchronous chip architecture could improve system efficiency by increasing performance and decreasing power consumption.
Advanced library format "attacks" advanced design issues
News & Analysis  
1/13/2003   Post a comment
Traditionally, ASIC design has been focused almost exclusively on timing closure.
Adapting an architecture to fit 130 nm
News & Analysis  
1/13/2003   Post a comment
Designing picoChip's new communications processor chip, the PC101, which arrived in first silicon in November, taught us that using 0.13-micron processes is a lot more difficult that our engineers expected, though no one thought it would be easy.
1T-SRAM improves yield, benefits SoCs
News & Analysis  
1/13/2003   Post a comment
Embedded memory has become essential for achieving greater bandwidth and faster processing in SoC designs at 0.13 µm and below.


Most Recent Comments
perl_geek
 
AZskibum
 
AZskibum
 
AZskibum
 
AZskibum
 
mhrackin
 
DrQuine
 
R_Colin_Johnson
 
R_Colin_Johnson
Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Book Review: Deadly Odds by Allen Wyler
Max Maxfield
11 comments
Generally speaking, when it comes to settling down with a good book, I tend to gravitate towards science fiction and science fantasy. Having said this, I do spend a lot of time reading ...

Martin Rowe

No 2014 Punkin Chunkin, What Will You Do?
Martin Rowe
1 Comment
American Thanksgiving is next week, and while some people watch (American) football all day, the real competition on TV has become Punkin Chunkin. But there will be no Punkin Chunkin on TV ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
14 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Martin Rowe

Book Review: Controlling Radiated Emissions by Design
Martin Rowe
1 Comment
Controlling Radiated Emissions by Design, Third Edition, by Michel Mardiguian. Contributions by Donald L. Sweeney and Roger Swanberg. List price: $89.99 (e-book), $119 (hardcover).