Embedded Systems Conference
Breaking News
Content tagged with Design Tools (EDA)
posted in October 2003
Play it again with 'replayable' floorplans
News & Analysis  
10/31/2003   Post a comment
Replayable, or reusable, floorplans can save weeks of design time by letting designers manage floorplan complexity and cope with design changes. Sharlene Gee, applications engineer at ReShape, shows how you can create and use replayable floorplans in this feature article.
French EDA startup is 'fluent' in co-design
News & Analysis  
10/31/2003   Post a comment
Startup CoFluent Design is gearing up to sell a functional and architectural design tool that helps define a hardware/software architecture and can generate C code and synthesizable VHDL.
French EDA startup is 'fluent' in co-design
Product News  
10/31/2003   Post a comment
Startup CoFluent Design is gearing up to sell a functional and architectural design tool that helps define a hardware/software architecture and can generate C code and synthesizable VHDL.
Analyst downgrades EDA sector
News & Analysis  
10/29/2003   Post a comment
Despite remaining bullish about a broad-based recovery of the electronics industry, American Technology Research (ATR) financial analyst Erach Desai is bearish on the entire EDA sector. In a desknote issued Wednesday (Oct. 29), Desai, who covers EDA and semiconductors for ATR, downgraded Synopsys and dropped coverage of two smaller, public EDA firms, Nassda and Verisity. Mike Santarini reports.
National Instruments Enhances Design and Simulation Software
Product News  
10/29/2003   Post a comment
National Instruments announces a product called MATRIXx 6.3. Priced at just under $1700 a pop, it's billed as the company's first release of the control design and simulation software suite it acquired back in January. With updates and enhancements, it's also an initial step in National Instruments long-term plan for MATRIXx support.
Structured ASICs allow improved design flow
News & Analysis  
10/24/2003   Post a comment
Structured ASICs are emerging as a new alternative for mid-volume applications. In this article, Synplicity's John Gallagher shows why you should consider them, and discusses the tooling necessary to support them.
Architecture-based vs. flow-based approach to DFT
Design How-To  
10/24/2003   Post a comment
Increases in the average gate count of ASIC designs is forcing design teams to spend 20 percent to 50 percent of their ASIC development effort on test-related concerns to achieve good test coverage.
Source-synchronous clocks pose challenges
News & Analysis  
10/24/2003   Post a comment
As system-on-chip (SoC) devices are called upon to perform more computation-intensive functions, the amount of data, and the speed with which that data must be moved to and from peripheral devices, is increasing rapidly and pushing the uppermost bounds of performance.
Vectorless test: best bet for high-speed I/O
Design How-To  
10/24/2003   Post a comment
High-volume manufacturers must wrestle with the conundrum of how to cost-effectively test multiple multilane high-speed I/O interfaces-such as PCI Express, HyperTransport and Infiniband-embedded into huge digital system-on-chip designs.
Open architecture ATE tackles test woes
News & Analysis  
10/24/2003   Post a comment
System-on-chip (SoC) testing presents unparalleled challenges that require a fundamental change in thinking for both IC manufacturers and tester makers.
Scan-based transition-fault test can do job
Design How-To  
10/24/2003   Post a comment
Delay-inducing defects are causing increasing concern in the semiconductor industry today, particularly at the leading-edge 130- and 90- nanometer nodes.
Serial storage SoCs demanding to test
News & Analysis  
10/24/2003   Post a comment
The storage industry this year began widespread implementation of serial-based technologies to replace parallel physical-interface standards (AT bus attachment, or ATA, and Small Computer Systems Interface, or SCSI) currently used to connect a system bus to disk storage devices.
Lost Link Bandwidth " How to get it Back
News & Analysis  
10/21/2003   Post a comment
Link bandwidth can be a slippery animal, writes TriCN's John Ellis, in this article adopted from the recent Comms Design Conferent. Without careful thought on the front end of the design, he says, attenuation, reflections and system noise can quickly turn a planned 10 Gbits/s link into mush. A thoughtful approach to the entire signal path " chips to leadframes, leadframes to boards, boards to connectors, connectors to backplanes, and back again " and inclusion of well-chosen equalization techniq
Mentor courts pc-board designers
News & Analysis  
10/20/2003   Post a comment
SystemVerilog assertions unify design and verification
News & Analysis  
10/17/2003   Post a comment
SystemVerilog brings together design, verification, and assertions. In this detailed tutorial, Synopsys' Tom Fitzpatrick explains how SystemVerilog assertions work, examining concurrent assertions, sequential expressions, properties, procedural assertions, and interaction with testbenches.
Arrow, National implement PIPs series
News & Analysis  
10/16/2003   Post a comment
Measurements and Limits of Conducted EMI
News & Analysis  
10/15/2003   Post a comment
In part 2 of this extended series on EMI effects, National Semiconductor's Sanjaya Maniktala takes up the basic concepts of common mode and differential mode noise, the regulatory conducted emission limits, and the related measuring techniques.
Analog vet revamps circuit simulation
News & Analysis  
10/13/2003   Post a comment
ODA Central Library Reference Guide: Symbols
News & Analysis  
10/13/2003   Post a comment
This reference guide details the differences between the ODA Master Library and the standard Mentor Central Library. Several procedures for using the ODA Master Library are explained, including setup, schematic symbols, cells (PCB footprints) including padstacks, and PDBs. The use of symbols in the library is explained, as are symbol partitions and symbol naming conventions. Detailed information on creating symbols is provided, and instructions for editing existing symbols are provided.
EDA vendor enters embedded market with co-development tool
News & Analysis  
10/10/2003   Post a comment
Designed for use with platform FPGAs, the CoVer hardware-software development environment supports parallel design, debug, and test.
A methodology for minimizing leakage current
Design How-To  
10/10/2003   Post a comment
Static leakage current poses a huge problem for sub-100nm ICs. In2Fab's Keith Sabine explains a methodology that selects the best combination of low and high threshold gates to manage performance/power tradeoffs.
Silvaco buys EDA pioneer Simucad
News & Analysis  
10/8/2003   Post a comment
VC Watch
News & Analysis  
10/5/2003   Post a comment
What's catching the attention of venture capitalists these days? Try wireless, FPGAs, and design-for-manufacturing, as TelASIC, Anadigm, and Sigma-C announced VC funding last week.
Jeda language simplifies hardware verification
News & Analysis  
10/3/2003   Post a comment
Jeda is a new hardware verification language (HVL) that claims ease of use, flexibility, and power. In this first public tutorial, Jeda author Atsushi Kasuya and co-authors show how Jeda would be used to construct a hardware model and a testbench for a 4x4 crossbar switch.


Most Recent Comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

ESC Boston 2015 Sneak Peek! Embedded Systems That Glow in the Dark
Max Maxfield
Post a comment
Some time ago, I asked my mom what she knew about radiation. She replied that she didn't know much about it at all; all she did know was that she didn't want to be in the same room as ...

Chris Wiltz, Managing Editor, Design News

10 Greatest Hoaxes in the History of Engineering
Chris Wiltz, Managing Editor, Design News
5 comments
You'll probably be reading your fair share of fake headlines on April 1, but phony tech news - both for scams and humor - aren't anything new. The history of science and technology is rife ...

Bernard Cole

A Book For All Reasons
Bernard Cole
3 comments
Robert Oshana's recent book "Software Engineering for Embedded Systems (Newnes/Elsevier)," written and edited with Mark Kraeling, is a 'book for all reasons.' At almost 1,200 pages, it ...

latest comment mjlinden Thanks for your input!
Martin Rowe

Leonard Nimoy, We'll Miss you
Martin Rowe
5 comments
Like many of you, I was saddened to hear the news of Leonard Nimoy's death. His Star Trek character Mr. Spock was an inspiration to many of us who entered technical fields.

Special Video Section
After a four-year absence, Infineon returns to Mobile World ...
A laptop’s 65-watt adapter can be made 6 times smaller and ...
An industry network should have device and data security at ...
The LTC2975 is a four-channel PMBus Power System Manager ...
In this video, a new high speed CMOS output comparator ...
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Flash Poll