Breaking News
Content tagged with Design Tools (EDA)
posted in October 2006
Page 1 / 2   >   >>
AMCC expands family of PowerPC evaluation kits
Product News  
10/30/2006   Post a comment
Applied Micro Circuits Corp. has expanded its family of PowerPC evaluation kits, with the addition of four kits supporting its PowerPC440EPx, 440GRx, 440GX and 440SPe processors.
Quad-MAC CEVA DSP core targets cellular and portable multimedia
Product News  
10/30/2006   Post a comment
CEVA, Inc.'s newest DSP core called the CEVA-X1641 is fully compliant with the company's CEVA-X Instruction Set Architecture and the first Quad-MAC DSP core in the scalable CEVA-X family.
Test methods identify small delay defects
Design How-To  
10/30/2006   Post a comment
Today's systematic and more subtle random defects are not only decreasing yields, but are also increasing the number of test escapes, or defective parts per million (DPPM) shipped out. One of the biggest challenges for design for test (DFT) and test engineers is how to improve test quality without dramatically increasing the cost of test.
Intel exec calls for leveraging design validation, test data
News & Analysis  
10/27/2006   Post a comment
In an ideal world, the overlap in data from validation and test of ICs should be linked so the separate functions could share common information, according to Siva Yerramilli, general manager of the design and test solutions group at Intel.
Magma posts $12 million quarterly loss
News & Analysis  
10/27/2006   Post a comment
With revenue up 5 percent, Magma Design Automation met expectations for the most recent quarter. But the company ended up with a $12.4 million loss on a GAAP basis.
Sign-up for Altera's net seminar series on video, image, and signal processing.
News & Analysis  
10/27/2006   Post a comment
Design flows, video processing solutions, and video surveillance and WiMAX system implementation with FPGAs.
Electronic design processes (EDP) 2007 issues call for papers
News & Analysis  
10/27/2006   Post a comment
The 2007 EDP Workshop will be held on April 12 and 13 at the Monterey Beach Hotel, in Monterey California. The themes for the workshop are: power methodologies and design for manufacturing. The program committee is soliciting papers and proposals for special/panel sessions.
Don't forget the Xilinx ESL for FPGAs workshop!
News & Analysis  
10/26/2006   Post a comment
In conjunction with seven of their partners, the folks at Xilinx are hosting an ESL for FPGAs workshop on the 6th November at the Hilton Hotel in downtown San Jose.
Latest release of Lattice design tools support latest families and cores
Product News  
10/26/2006   Post a comment
The ispLEVER 6.1 tool suite supports new LatticeECP2M and LatticeSC 90nm FPGA families, LatticeMico32 open source microprocessor, and HDL design management tool.
Nvidia calls for increasing test quality
News & Analysis  
10/26/2006   Post a comment
Nvidia's Chris Malachowsky detailed some troubling trends in his keynote at the International Test Conference, saying, "The costs for ASIC development are growing to over $46 million with test costs about $2 million of the total."
Mentor's strong 3Q exceeds analyst expectations
News & Analysis  
10/26/2006   Post a comment
Mentor Graphics posted a net income of $2.5 million on revenue of $191 million for the third quarter. The company's third quarter performance and fourth quarter guidance exceeded analyst expectations.
Mosaid: judge grants motion to dismiss Micron complaint
News & Analysis  
10/25/2006   Post a comment
A U.S. federal judge in California has granted a motion by intellectual property vendor Mosaid Technologies to dismiss a complaint for declaratory judgment by memory chip vendor Micron Technology, Mosaid said.
Ciranova wins $4M, boosts staff
News & Analysis  
10/25/2006   Post a comment
Gearing up for its marketplace entry, analog EDA startup Ciranova has closed a $4 million round of venture funding, and named a new COO and vice president of business development.
VSPs spur on-time delivery of embedded automotive systems software: Part 2
Design How-To  
10/24/2006   Post a comment
Virtual systems prototypes offer high-performance simulation models that allow engineers to fine tune systems designs using realistic software loads without the need for expensive hardware design. Part 2 covers designing in quality, rather than testing for quality, with applicability to single unit and distributed controller platforms.
Altera has a new $150 Cyclone II Starter Kit
Product News  
10/24/2006   Post a comment
FPGA design just got easier with the introduction of the new low-cost Cyclone II FPGA Starter Kit from Altera Corporation.
Embedded software verification platform targets wireless handsets
Product News  
10/24/2006   Post a comment
S2 Technologies' STRIDE 2.0 embedded software verification platform, with enhancements to support enterprise-wide deployments targets complex embedded multimedia consumer devices and wireless handsets.
Need evolving for next-generation EDA tools, report says
News & Analysis  
10/24/2006   Post a comment
The entire electronics industry depends on efficiency and innovation of EDA tools, which is becoming even more important with the continuing rise in reduction in ICs from micro-to nanoscale dimensions, according to a new report by research analyst Frost & Sullivan.
Mentor acquires Summit for ESL push
News & Analysis  
10/24/2006   Post a comment
By acquiring Summit Design, Mentor Graphics is seeking to offer a full lineup in the emerging electronic system level (ESL) design tool market.
Sigrity offers 'fast, easy' IC package characterization
News & Analysis  
10/24/2006   Post a comment
As part of its new SpeedPKG suite, Sigrity is releasing XtractIM, a tool that helps IC package designers address electrical performance issues.
ARM develops memory BIST solution
News & Analysis  
10/24/2006   Post a comment
Spurning third-party offerings, ARM has developed its own memory built-in self test (BIST) and built-in self repair (BISR) solution.
FPGA, DSP co-design platform supports image processing equipment
Product News  
10/23/2006   Post a comment
A new FPGA and DSP co-design platform for developing image processing equipment has been launched by Sundance Multiprocessor Technology. At the core of the SMT339 board are Texas Instruments TMS320DM642 DSP-based digital media processor and Xilinx Virtex-4 FX-60 FPGA.
Jungo releases WinDriver USB/PCI Version 8.11
Product News  
10/23/2006   Post a comment
Jungo Software's WinDriver version 8.11 now supports PowerPC 64 bit architectures on Linux 2.6.x Kernels, including the latest 2.6.17-18. The new version of WinDriver also includes support for Fedora Core 6 pre-releases.
iSuppli plans design services research group
News & Analysis  
10/23/2006   Post a comment
Market research firm iSuppli Corp. plans to establish a semiconductor design research service to examine the impact of integrated circuit design issues on the global value chain for semiconductors.
Front-end design methodologies must address the challenges of today's process technologies and economic realities
Design How-To  
10/23/2006   Post a comment
Front-end design methodologies must address the challenges of today's process technologies and economic realities. Verification, power, test, and physical effects now require new attention by the front-end design team.
Life without Dataquest
Blog  
10/23/2006   Post a comment
Gartner Dataquest will terminate its coverage of the EDA industry at the end of October 2006. Gary Smith and four other analysts will be laid off.
Atrenta secures $16 million in funding
News & Analysis  
10/20/2006   Post a comment
With a substantial influx of venture capital funds, EDA provider Atrenta may be able to bring its "RTL predictive analysis" tools to a larger audience.
IEEE-1149.6 boundary-scan extended to high-speed digital networks
Product News  
10/20/2006   Post a comment
Here's news of support for testing under the IEEE-Std.-1149.6 for advanced digital networks. The 1149.6 standard is an extension to the original 1149.1 boundary-scan spec. It overcomes test limitations associated with digital interfaces such as LVDS and AC-coupled networks.
Theon Sensors readies MEMS-based system
News & Analysis  
10/20/2006   Post a comment
Theon Sensors previews its first MEMS system targeting the medical equipment and air conditioning market.
Gartner Dataquest closes CAD group
News & Analysis  
10/19/2006   Post a comment
Gartner Dataquest, the sole research firm that provided extensive market analysis on the EDA industry, is closing its CAD research group, EE Times has learned.
Synplicity, Achronix collaborating on FPGA synthesis
News & Analysis  
10/19/2006   Post a comment
Synplicity and Achronix Semiconductor have signed a multi-year development and OEM agreement around providing EDA technology for Achronix multi-gigahertz FPGAs, the companies said.
Windows JTAG software eases production boundary-scan testing
Product News  
10/19/2006   Post a comment
JTAG test vendor Corelis announces two software products that are IEEE-1149.1 test execution packages. Both use a simplistic software interface that lets non-technical users perform JTAG testing in production settings.
Mentor introduces Capital HarnessXC
Product News  
10/19/2006   Post a comment
Mentor improves ithe wire harness design capabilities in its CHS family of products by adding data management and harness costing capabilities.
EDA tools platforms increase productivity in the nanometer era
Design How-To  
10/19/2006   Post a comment
Jeff Wilson of Mentor describes how EDA tools platforms increase productivity in the nanometer era by providing an integrated system that supports both implementation and verification of deep sub-micron IC designs.
European initiative promotes new standards-based SoC design environments
News & Analysis  
10/18/2006   Post a comment
A group of 15 leading European Semiconductor companies, Intellectual Property (IP) vendors, Electronic Design Automation (EDA) companies and academic institutions specializing in advanced silicon chip design today announced that they are working jointly on the SPRINT Project to keep Europe at the forefront of System-on-Chip (SoC) development.
Epigon readies portable media player with Wi-Fi
Product News  
10/18/2006   Post a comment
Epigon Media Technologies Pvt. Ltd. has readied a portable streaming media player platform and is in licensing talks with OEM in China and Taiwan, according to company executives.
DAC calls for 'wild and crazy' ideas
News & Analysis  
10/18/2006   Post a comment
The Design Automation Conference (DAC) has issued a call for paper submissions for a "wild and crazy idea" (WACI) track that will run at the 44th DAC in June, 2007.
RF software simulates everything from waveguides to metamaterials
Product News  
10/17/2006   Post a comment
Here's a simulation package for the design of RF, microwave, and photonics components. The software lets you observe components and systems that deal with propagating electromagnetic waves, letting you study the interconnection of electromagnetics phenomena with heat transfer, structural mechanics---and more.
Most Indian design houses compete on cost, study finds
News & Analysis  
10/17/2006   Post a comment
The majority of India's VLSI design firms compete on cost, while relatively few are mature companies involved in end-to-end projects and even fewer are considered co-innovators, according to a new report by Frost & Sullivan.
Agilent releases a new version of its Advanced Design System
Product News  
10/17/2006   Post a comment
Agilent releases a new version of its Advanced Design System to integrate system architecture and implementation capabilities for RF designs.
Strengthening the backbone
Automotive DesignLine Blog  
10/17/2006   Post a comment
If Airbus had integrated wiring design tools, they wouldn't find themselves in an extended delivery delay crisis for the first A380 super jumbo jets.
Metrics measure IC design productivity
Design How-To  
10/16/2006   Post a comment
IC design productivity is often thought of as an elusive term. As the old axiom states, "you cannot improve what you cannot measure." A practical methodology for improving productivity requires first identifying actionable and relevant metrics to measure that do not burden the design process or the design team with excessive overhead.
DFM drives EDA growth surge, Dataquest says
News & Analysis  
10/16/2006   Post a comment
Purchases of design for manufacturing (DFM) aware CAD tools will boost EDA growth in 2006 to 13.3 percent, according to a new forecast from Gartner Dataquest.
Betting on Russia's promise
News & Analysis  
10/16/2006   Post a comment
The design automation tool leaders are sowing seeds in Russia to grow the next generation of chip designers. Cadence, Mentor Graphics and now Synopsys have all forged ties with the Moscow Institute of Electronics Technology, one of Russia's elite high-tech learning centers, by donating tools and instructing graduate students. "Teaching students how to work most effectively with industry-leading electronic design tools ensures a work force well-prepared to advance Russia's growing electronics i
USB 2.0 based JTAG emulator supports ARC processors
Product News  
10/13/2006   Post a comment
Corelis, Inc.'s USB 2.0-ARC/MetaWare JTAG emulator enables software and firmware developers to obtain the throughput and portability of the Corelis USB-1149.1/E controller while using the MetaWare Debugger for ARC processors.
Synopsys subpoenas Mentor over PTO request
News & Analysis  
10/13/2006   Post a comment
Synopsys has served fellow EDA vendor Mentor Graphics a subpoena demanding certain documents related to Mentor's request for reexamination of two Magma Design Automation Inc. patents by the U.S. Patent and Trademark Office.
India's Wipro launches post-GDS services
News & Analysis  
10/13/2006   Post a comment
Wipro, one of India's largest technology services companies, has extended its portfolio of IC design services include post-GDS services to both fabless semiconductor companies and IDMs.
Aldec claims Verilog simulation speedup
Product News  
10/13/2006   Post a comment
Aldec claims that its new Riviera-Pro 2006.10 release speeds RTL Verilog simulation by 57 percent and gate-level simulation by 250 percent over previous releases.
DSP libraries are optimized for Power744x processor
Product News  
10/13/2006   Post a comment
VMETRO has launched VSIPlus, a bundle of C-libraries for DSP processing that is optimized for the Power744x processor. The libraries support VxWorks 5.5 and products such as the Phoenix VPF1 DSP VXS board. The bundle includes VSIPL, CSIPL and VecLib open-standards.
Does ESL need another language?
Blog  
10/13/2006   Post a comment
Systems architects need to describe the requirements and architecture of a system without the limits imposed by a presumed implementation choice. Some of the projects aiming to develop a true architectural language for the ESL market show both technical and financial promises.
Emerging markets a big opportunity, Fister says
News & Analysis  
10/12/2006   Post a comment
EDA market leader Cadence Design Systems sees a big opportunity in the growth areas of emerging countries.
Page 1 / 2   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Creating a Vetinari Clock Using Antique Analog Meters
Max Maxfield
55 comments
As you may recall, the Mighty Hamster (a.k.a. Mike Field) graced my humble office with a visit a couple of weeks ago. (See All Hail the Mighty Hamster.) While he was here, Hamster noticed ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)