Design Con 2015
Breaking News
Content tagged with Design Tools (EDA)
posted in October 2011
<<   <   Page 2 / 3   >   >>
Creating the Xilinx Zynq-7000 Extensible Processing Platform
Design How-To  
10/17/2011   2 comments
Xilinx believes that the Zynq-7000 will make such an impact that it will create an entirely new class of semiconductor product.
Assertion-based verification in mixed-signal design
Design How-To  
10/17/2011   Post a comment
Assertion-based verification (ABV) is a powerful verification approach that has been proven to help digital IC architects, designers, and verification engineers improve design quality and reduce time to market...
Travel Nightmares: Up the creek without a passport
Blog  
10/17/2011   3 comments
I find it interesting reading some of these travel nightmares and wondering what would have happened post 9/11. This is one of those...
Tools ensure AUTOSAR data integrity
Design How-To  
10/14/2011   Post a comment
The challenge is to realize consistent data exchange between tools without loss of design information.
Friday Fun: All sorts of “stuff”
The Engineering Life - Around the Web  
10/14/2011   1 comment
I don’t believe it – it’s Friday again – where does the time go?
Vennsa tackles debug automation
Product News  
10/14/2011   Post a comment
Many engineering teams are held back by the time they spend on debug, but Vennsa is determined to dfo something about that with their novel triage and root cause analysis…
What were they thinking: Diet for people with no self-control
Blog  
10/14/2011   4 comments
Patents are always a good place to look for humor, and that is where we go this week for What were they thinking? This invention is a cross between a diet and BDSM…
Useful tools and tricks
Engineering Pop Culture!  
10/13/2011   17 comments
A couple of my recent writing projects have required me to capture and present equations, and it was not sufficient for me to use regular text like: y = (a + b) / (c + d)
Book Review: Napoleons Privates by Tony Perrottet
Engineer’s Bookshelf  
10/13/2011   3 comments
All-in-all, this is a very interesting read and I’ve learned all sorts of interesting nuggets of knowledge about all sorts of things…
How it was: Paper tapes and punched cards
Programmable Logic DesignLine Blog  
10/13/2011   14 comments
Users of the early computers required some kind of reliable, cheap, and efficient media for storing and transporting large amounts of computer data...
I am wearing my sad face
The Engineering Life - Around the Web  
10/12/2011   13 comments
I just met a really nice guy whose trade (TV repairman) is fading away as we speak…
Addressing the new challenges of ASIC/SoC prototyping with FPGAs
Design How-To  
10/12/2011   2 comments
This article considers various solutions that can be used for functional SoC verification and software development; in particular S2C's FPGA-based hardware prototyping platforms are discussed.
EDA/IP Weekly Roundup
Blog  
10/12/2011   Post a comment
There are often many news items that are not worth writing a full blog about, but may still be of interest to people. This is a roundup of those items…
Altera and Synopsys team up to provide a virtual platform for new SoC FPGA
Blog  
10/12/2011   Post a comment
Altera is shipping Synopsys' virtual prototyping technology with their new ARM-based SoC FPGA offering, bringing state of the art capabilities to FPGA verification…
SoC conference tackles some meaty issues
Blog  
10/12/2011   Post a comment
The SoCconference on November 2nd and 3rd has topics of interest to anyone developing complex systems-on-chip, including some interesting keynotes…
Imperas and Renesas cooperate on core verification
News & Analysis  
10/12/2011   Post a comment
Imperas and Renesas Electronics are cooperating on the verification of the Open Virtual Platforms Fast Processor Models of the Renesas V850 cores.
Using FPGAs to add IEEE 802.11n channel emulation capabilities to wireless test equipment
Programmable Logic DesignLine Blog  
10/11/2011   1 comment
Today’s announcement from octoScope made me realize just how little I know…
octoScope adds IEEE 802.11n channel emulation capabilities to wireless test equipment
Product News  
10/11/2011   Post a comment
Using FPGAs, octoScope’s octoFade allows wireless test equipment vendors and integrators to add channel emulation for testing of MIMO radios in the presence of multipath and Doppler fading…
Mentor, Freescale team on auto infotainment
News & Analysis  
10/11/2011   1 comment
EDA vendor Mentor Graphics is collaborating with chip vendor Freescale Semiconductor to provide the Mentor Embedded Linux In-Vehicle Infotainment Base Platform for the Freescale i.MX6 series of multicore ARM Cortex A9-based processors.
Yes! Silego’s GreenPAK 2 chips and mini-dev boards are here!
Product News  
10/11/2011   4 comments
The way I think of Silego’s GreenPAK chips is as a super-small mixed-signal FPGAs that you can design and program in just a few minutes and that cost only a few cents.
Altera’s new ARM-based SoC FPGAs
Programmable Logic DesignLine Blog  
10/11/2011   Post a comment
Well, today we certainly do have some exciting news, because Altera have just announced two new families of ARM-based SoC FPGAs at the 28nm node.
Options for simulating wideband signals
Design How-To  
10/11/2011   Post a comment
The need to take baseband signals and modulate them onto higher frequency carriers is fundamental for both the design and evaluation of communication and radar systems. How do we go about modulating and then upconverting wideband signals to their operational carrier frequencies for simulation?
Meet my Mini Wind Walker
The Engineering Life - Around the Web  
10/11/2011   11 comments
As we all know, it’s not the size of your wind walker that's important… it’s what you do with it that counts…
Infineon produces chips on new 300mm thin wafer technology
Programmable Logic DesignLine Blog  
10/11/2011   Post a comment
I don’t know how he finds the time, but my old chum Brian LaGrave always seems to have his “finger on the pulse” when it comes to the latest and greatest technologies…
Opinion: Part of the 1%?
Engineering Pop Culture!  
10/10/2011   9 comments
Occupy Wall Street is gaining steam, but it is not clear if I am part of the 99% or the 1%...
Smart OS strategy makes multicore viable for medical devices
Design How-To  
10/10/2011   Post a comment
This article discusses the validation of safety claims for systems running on multicore processors, as well as OS characteristics that can facilitate multicore migration.
Travel Nightmares: Vertically challenged people movers
Blog  
10/10/2011   3 comments
Traveling can always mean problems and in our continuing series about travel nightmares, David Leiss reminds me about the People Movers at Dulles - Washington.
Agile hardware development – nonsense or necessity?
Design How-To  
10/10/2011   8 comments
Software developers have largely accepted methodologies, such as Agile development, but there is nothing comparable in the hardware domain...
Apple to bypass texting plans
Engineering Pop Culture!  
10/10/2011   2 comments
We have many things to be thankful for when it comes to Apple. I hope their next move to bring texting into the real world takes off quickly…
IEF: Group behavior is the design, says ASV
News & Analysis  
10/9/2011   Post a comment
While experts often extrapolate current growth figures and developments to paint futures abundant in technology Professor Alberto Sangiovanni-Vincentelli, of the University of California, Berkeley electronic engineering and computer science department, has cautioned that we must also look at the design challenges that will enable or prevent us getting there.
IEF: Japan can rise again, says exec
News & Analysis  
10/8/2011   9 comments
The Japanese semiconductor industry, which has been in decline for more than 20 years, needs to select key technology areas and refocus to rise again, Junshi Yamaguchi, former chairman of chip company Renesas Electronics Corp., told the International Electronics Forum, being organized here.
How it was: ASCII, EBCDIC, ISO, and Unicode
Programmable Logic DesignLine Blog  
10/7/2011   12 comments
There's an old engineering joke that says: "Standards are great ... everyone should have one!" The problem is that – very often – everyone does...
What were they thinking: A trademark that doesn’t travel well
Blog  
10/7/2011   7 comments
For fun Friday, I am going to concentrate on corporate blunders, trademarks, patents and other things that we just have to ask – what were they thinking…
Synopsys acquires Extreme DA
News & Analysis  
10/7/2011   3 comments
Extreme DA passes on its expertise in variation-aware parametric yield analysis to Synopsys…
Friday Fun: All sorts of "stuff"
Programmable Logic DesignLine Blog  
10/7/2011   2 comments
I don’t know about you, but this has been a long week and I’m ready for a bit of a laugh…
Farewell to Steve Jobs
Programmable Logic DesignLine Blog  
10/6/2011   Post a comment
Yesterday evening I was working on a project when my wife – who had been watching the news – bounced into the room to inform me of Steve Job’s passing…
You're invited to Jasper’s annual user group meeting
Programmable Logic DesignLine Blog  
10/6/2011   Post a comment
If you're interested in learning about more efficient verification techniques and technologies, then this is the event for you...
Price cited as top challenge in 3-D stacks
News & Analysis  
10/5/2011   7 comments
Major price reductions are needed for chip stacks using high density through-silicon vias before the technology can be used in high volume devices, said a Qualcomm manager.
Star Trek “gadgets” that now exist
The Engineering Life - Around the Web  
10/5/2011   3 comments
I just read an article about eight gadgets from Star Trek that have come into existence; some of these really do make you think...
EDA Consortium Reports Revenue Increase for Q2 2011
Research  
10/5/2011   Post a comment
EDA Consortium Reports Revenue Increase for Q2 2011
According to George: Planned Human Obsolescence
Engineering Pop Culture!  
10/5/2011   14 comments
We are pleased to welcome George Harper to the blogging realm here on EDA Desigline. For his first entry George talks about skill obsolescence…
QuickLogic provides power-efficient connectivity between Qualcomm modem chipset and application processors
Product News  
10/5/2011   2 comments
Provides low-cost, low-power alternative to USB-based interfaces; enables application processors with SDIO interface to connect to Qualcomm modem chipsets with EBI2 interface
EDA/IP Weekly Roundup
Blog  
10/5/2011   Post a comment
There are often many news items that are not worth writing a full blog about, but may still be of interest to people. This is a roundup of those items…
EDA logged strongest Q2 growth in 10 years
News & Analysis  
10/5/2011   3 comments
The EDA sector achieved its highest level of year-to-year growth in any second quarter in the past 10 years, continuing to benefit from a typical sales lag on the heels of a huge bounce-back 2010 for the semiconductor industry, according to the EDA Consortium.
MIPS, eSilicon tapeout 28-nm MPU cluster
Product News  
10/5/2011   Post a comment
Processor IP vendor MIPS Technologies and semiconductor value chain producer eSilicon announced the tapeout of a high-performance, three-way microprocessor cluster on Globalfoundries' low-power 28-nm process technology.
Opal Kelly’s Shuttle LX1 – FMC carrier for semiconductor evaluation
Product News  
10/4/2011   Post a comment
Small, low-cost FPGA-based module with FMC (FPGA Mezzanine Card) connector includes rich development environment
Mylium introduces new FPGA-based HD graphics controller
Product News  
10/4/2011   Post a comment
I just heard from Dominik Domanski at Mylium that they are continuing to expand their range of graphics solutions for embedded systems.
Designing a high-definition FPGA-based graphics controller
Design How-To  
10/4/2011   Post a comment
The folks at MYLIUM have enhanced their original graphics controller offering to provide high-definition (HD) capabilities…
Money for memory
Blog  
10/4/2011   Post a comment
Memory is the bottleneck in many systems and Memoir claims to have a solution. One VC is getting behind it as well…
How it was: Fan-fold paper and ASCII art
Programmable Logic DesignLine Blog  
10/4/2011   22 comments
In the context of computers, the term “fan-fold” refers to a continuous strip of paper that was folded back and forth in a zigzag manner…
<<   <   Page 2 / 3   >   >>


Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Want to Present a Paper at ESC Boston 2015?
Max Maxfield
8 comments
I tell you, I need more hours in each day. If I was having any more fun, there would have to be two of me to handle it all. For example, I just heard that I'm going to be both a speaker ...

Martin Rowe

No 2014 Punkin Chunkin, What Will You Do?
Martin Rowe
Post a comment
American Thanksgiving is next week, and while some people watch (American) football all day, the real competition on TV has become Punkin Chunkin. But there will be no Punkin Chunkin on TV ...

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
12 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Martin Rowe

Book Review: Controlling Radiated Emissions by Design
Martin Rowe
1 Comment
Controlling Radiated Emissions by Design, Third Edition, by Michel Mardiguian. Contributions by Donald L. Sweeney and Roger Swanberg. List price: $89.99 (e-book), $119 (hardcover).