Breaking News
Content tagged with Design Tools (EDA)
posted in November 2002
How Sun reduced cost /supply risk by moving to COT
News & Analysis  
11/25/2002   Post a comment
Last year engineers at Sun Microsystems began a project to source a limited number of ASIC devices through a customer-owned tooling (COT) model.
Designing a high-performance, low-cost switch fabric chip-set using COT
News & Analysis  
11/25/2002   Post a comment
Tau Networks recently announced a T64 switch fabric chipset consisting of two multi-million gate chips.
COT: post design considerations
News & Analysis  
11/25/2002   Post a comment
The proliferation of libraries and intellectual property (IP) in the customer-owned tooling (COT) world has lowered the barrier of entry for those interested in moving to a COT design flow.
COT versus ASIC
News & Analysis  
11/25/2002   Post a comment
COT or ASIC? No brainer for big, fast router market
News & Analysis  
11/25/2002   Post a comment
The router products market — where the average throughput growth is an incredible 2.2X every 18 months — is moving faster than the formidable Moore's Law.
ASIC to COT: knowing your outsourcing options
News & Analysis  
11/25/2002   Post a comment
The fabless model continues to grow as more companies recognize its benefits. The model includes both the customer-owned tooling (COT) and application- specific IC flows.
Packaging Choices for Wireless IC Designs
Design How-To  
11/22/2002   Post a comment
High-frequency chips pose difficult problems for designers looking for cost-effective, non-performance-limiting packages for these chips. Agilent's Chris Mueth discusses the different types of packages that are available, the required characteristics of these packages, and the need to integrate package and chip analysis into a common design flow.
Streamlining the SoC Design Flow
Design How-To  
11/20/2002   Post a comment
New process technologies are fueling ever-shrinking chips of rapidly increasing density and complexity. At the same time, SoC times-to-market are also shrinking. Mentor Graphics' Claudia Relyea describes the challenges facing SoC design teams along with some ideas for streamlining the chip-design flow.
PCB Design-Tool Progress Continues Slowly
Design How-To  
11/6/2002   Post a comment
Compared to chip design-tool development, advancements in the PCB design-tool arena are not very dynamic. TechOnLine's Jim Lipman discusses why he thinks PCB tool development is so slow and what PCB tool vendors need to do to address upcoming system-design problems.


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
7 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
20 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
41 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
151 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)