Breaking News
Content tagged with Design Tools (EDA)
posted in November 2005
Page 1 / 2   >   >>
Orders up as Synopsys narrows quarterly loss
News & Analysis  
11/30/2005   Post a comment
Synopsys reported a GAAP net loss of $11.1 million on revenue of $254.8 million for its fiscal 2005 fourth quarter and a net loss of $13.1 million on revenue of $991.9 million for fiscal 2005.
'Big three' EDA stocks bounce back
News & Analysis  
11/30/2005   Post a comment
In a reversal from the previous day's trading, stocks for the three leading EDA companies, traded on the Nasdaq market, posted gains while Magma Design Automation declined.
Synopsys execs talk up Hercules in Cooley video
News & Analysis  
11/30/2005   Post a comment
Synopsys marketing executives call the improved Hercules physical verification suite the "turnaround time champion" in an online video by Deepchip.com's John Cooley.
SEMI, Si2 to host DFM workshop
News & Analysis  
11/30/2005   Post a comment
The Silicon Integration Initiative and Semiconductor Equipment and Materials International have announced plans to host an all-day design-for-manufacturing.
Stocks slip at EDA's 'big three'; Magma up
News & Analysis  
11/30/2005   Post a comment
Shares of the "big three" EDA vendors trended downward for a second straight day, while Magma Design Automation posted a small gain.
Synplicity tool claims improved performance for Lattice FPGAs
Product News  
11/29/2005   Post a comment
Lattice Semiconductor and Synplicity jointly that version 8.4 of Synplicity's Sinplify Pro logic synthesis engine provides additional performance enhancing features for Lattice FPGA devices, resulting in up to 20 percent performance improvement and significant area savings.
Sluggish tech sector drags EDA stocks lower
News & Analysis  
11/28/2005   Post a comment
Dragged down by overall sluggish performance in the tech sector, shares of major EDA vendors traded on the Nasdaq exchange declined.
Cadence-Freescale deal could portend more vendor consolidation
News & Analysis  
11/28/2005   Post a comment
Does this month's blockbuster tool deal between Cadence and Freescale open the gates for further EDA tool vendor consolidation? Executives and analysts disagree.
Development system claims reduced design time for PCBs
News & Analysis  
11/28/2005   Post a comment
Claiming to reduce design time for dense printed circuit boards, Australian design software provider Altium released Altium Designer 6.0, the latest version of its unified electronic product development system.
British startups offering enhanced SystemC synthesis bundle
Product News  
11/23/2005   Post a comment
British startups SystemCrafter and Orange Tree Technologies released a new version of a bundle intended to make SystemC synthesis more affordable.
Denali plans hardware team in Indian center
News & Analysis  
11/23/2005   Post a comment
Denali Software plans to increase its size and scope of development at an R & D subsidiary set up here two years ago.
Judge suppresses evidence in Mohsen case
News & Analysis  
11/22/2005   Post a comment
A U.S. federal judge has ordered that some evidence found during the arrest of Amr Mohsen cannot be introduced into evidence. The judge also denied a motion that sought to have other evidence suppressed.
Magma partnering with Indian university on EDA training
News & Analysis  
11/22/2005   Post a comment
Magma Design Automation's Indian subsidiary has entered into a partnership with one of India's top schools, Anna University, in a push to help increase number of professionals trained on state-of-the-art EDA tools.
Synopsys, UMC partner on low power 90-nm reference flow
News & Analysis  
11/21/2005   Post a comment
Synopsys and United Microelectronics Corp. announced the availability of a 90-nanometer reference design flow that is said to be optimized for low-power system-on-chip designs.
Yield challenges require new DFM approach
News & Analysis  
11/21/2005   Post a comment
P.T. Patel, CTO of startup Pyxis Technology, discusses random, systematic and parametric IC yield challenges, and shows why a better approach to design for manufacturability (DFM) is needed.
Forte's Chronology division releases TimingDesigner 8.0
News & Analysis  
11/18/2005   Post a comment
Forte Design Systems' Chronology division has expanded its TimingDesigner interactive timing analysis and timing diagram product to include tighter integration with vendor-specific board design and FPGA flows.
Denali's Blueprint supporting Spirit 1.1
Product News  
11/18/2005   Post a comment
Denali Software's Blueprint electronic-system level tool now supports version 1.1 of the Spirit Consortium's specification for packaging intellectual property.
Infineon, Freescale join Spirit Consortium
News & Analysis  
11/18/2005   Post a comment
Infineon Technologies, Freescale Semiconductor, ARC International and Yogitech have joined the Spirit Consortium, an organization pushing to make intellectual property reusable with minimal engineering effort.
ON Semi to expand power-efficiency development center
News & Analysis  
11/17/2005   Post a comment
As part of what it calls its commitment to developing efficient power management components, ON Semiconductor announced plans to double both the staff and the square footage of its Power Conversion IC Development Center.
SMIC, Magma offering RTL-to-GDSII flow for 130-nm SoCs
News & Analysis  
11/17/2005   Post a comment
Magma Design Automation and Semiconductor Manufacturing International Corporation have made available a validated reference flow based on Magma's Blast Create, Blast Plan Pro, Blast Fusion and Blast Power for system-on-chips (SoCs) targeted at SMIC's 130-nanometer process.
India's HCL Tech to set up PowerPC design center
News & Analysis  
11/17/2005   Post a comment
HCL Technologies has signed an agreement with IBM Corp. under which HCL has acquired the right to use and sub-license IBM’s PowerPC and PowerPC 440 embedded microprocessor cores and some specific peripheral cores.
Ansoft doubles fiscal second quarter earnings year-over-over
News & Analysis  
11/17/2005   Post a comment
Ansoft said its fiscal second quarter 2005 earnings more than doubled compared to the same period a year ago, reaching $4.1 million on a generally accepted accounting principles basis.
ARM subsidiary introduces MCU development tools
News & Analysis  
11/16/2005   Post a comment
Less than two weeks after being acquired by ARM, microcontroller tool supplier Keil has released a new development environment and optimizing compiler for 8051 microcontroller development.
Companies collaborate on debug software for Altera FPGAs
News & Analysis  
11/16/2005   Post a comment
Tektronix, Altera and First Silicon Solutions introduced FPGAView, a software package from FS2 for Tektronix TLA logic analyzers that the companies claim enables real-time debugging of Altera's field-programmable gate arrays.
Tensilica forges design center agreement with Indian firm
News & Analysis  
11/15/2005   Post a comment
Tensilica has signed an agreement with Bangalore, India-based embedded design service company Tata Elxsi Ltd.
Tanner EDA adds capabilities to L-Edit
News & Analysis  
11/15/2005   Post a comment
Tanner EDA announced new capabilities for its Tanner Tools L-Edit program for layout, verification, and placement and routing of analog and mixed-signal integrated circuits, ASICs and MEMS.
Denali offers models for Samsung memory cards
Product News  
11/15/2005   Post a comment
Denali has made available advanced simulation models for Samsung multimedia cards, MMCplus, MMCmobile, and MMCmicro.
Physical design startup forms advisory board
News & Analysis  
11/15/2005   Post a comment
Roy Jewell (shown), president and chief operating officer of Magma Design Automation, has been named one of two inaugural members of physical design startup Pulsic's advisory board.
Release of MatrixOne Developer Suite supports OpenAccess
News & Analysis  
11/14/2005   Post a comment
MatrixOne released the latest version of its Synchronicity Developer Suite design data management environment which, according to the company, is already in use at 12 of the top 15 semiconductor companies.
IEEE votes 'e' language for standardization
News & Analysis  
11/14/2005   Post a comment
The IEEE sponsor ballot for standardization of the "e" hardware verification language has passed overwhelmingly, paving the way for ratification in March 2006, according to Cadence Design Systems
Freescale, Cadence confirm multi-year EDA agreement
News & Analysis  
11/14/2005   Post a comment
Cadence Design Systems Inc. and Freescale Semiconductor Inc. confirmed Monday (Nov. 14) that the two companies have entered into a multi-year agreement on EDA tools, services and technology.
Cadence segments Incisive verification platform
News & Analysis  
11/14/2005   Post a comment
Looking to borrow a page from successful enterprise software companies like Oracle and SAP, Cadence Design Systems has released the Incisive Enterprise family of products, the top tier offering in the newly segmented Incisive functional verification platform.
Design tools eye nanoscale realm
News & Analysis  
11/14/2005   Post a comment
As the CAD community grapples with emerging technologies like silicon nanowires, biofluidic microchips and DNA self-assembly, one major question emerges: How are we going to design this stuff?
Cluster-based approach eases clock tree synthesis
Design How-To  
11/14/2005   Post a comment
eInfochips layout engineer Udhaya Kumar shows how customized, cluster-based clock tree synthesis lets you use the best topology to meet requirements like skew, area, and power.
Motor control kit comes with both source code and MATLAB libraries
Product News  
11/12/2005   Post a comment
Looking to reduce the time to market for developers of motor control designs, Technosoft has developed the MCK2812 Kit C Pro-MS(BL) kit designed to support MATLAB's automatic C code generation.
Soisic claims 'first-time-right' silicon from 90-nm SOI tapeouts
News & Analysis  
11/12/2005   Post a comment
Soisic said it has successfully produced six working integrated circuits from 90-nanometer SOI tapeouts to qualify what it calls the industry's first customer-owned-tooling design kit.
File viewer adds support for popular CAD programs
News & Analysis  
11/11/2005   Post a comment
Cimmetry Systems said that Service Pack 1 for its AutoVue 19 enterprise-wide file viewing software adds support for SolidWorks 2006 and Catia V5R15 computer aided design products from Dassault Systemes.
Freescale design VP: OpenAccess simplifies chip makers' lives
News & Analysis  
11/11/2005   Post a comment
Freescale Semiconductor's Chekib Akrout, the man who oversaw the design of the Cell microprocessor while at IBM, lauded the promise of OpenAccess at its Fall Conference Thursday.
EDA startup adds two to executive team
News & Analysis  
11/11/2005   Post a comment
Silicon Navigator named Bruce Eastman vice president of sales and marketing and Dean Marvin director of product development.
Startup names former CoWare exec VP of marketing
News & Analysis  
11/11/2005   Post a comment
Virtual infrastructure software provider Jaluna has named Mark Milligan vice president of marketing and business development.
Complex objects require programmability, Teig says
News & Analysis  
11/9/2005   Post a comment
Steve Teig (shown), former Cadence CTO, biotech industry pioneer and now president and CEO of startup Tabula, said Wednesday that engineering any complex objects requires programmability.
IPextreme names Richard Browne CFO
News & Analysis  
11/9/2005   Post a comment
On-chip subsystem provider IPextreme named Richard Browne vice president of finance and chief financial officer.
IEEE approves SystemVerilog, revision of Verilog
News & Analysis  
11/9/2005   Post a comment
IEEE said it has approved standards for hardware description languages SystemVerilog and Verilog.
FPGA maker delivers design flow for ARM7-based devices
Product News  
11/9/2005   Post a comment
Actel Corp.'s has upgraded its Libero Integrated Design Environment (IDE), providing a design flow that will enable designers to integrate CoreMP7, its recently introduced soft ARM7 family processor, into its field programmable gate arrays (FPGAs).
French design, test automation provider joins OCP-IP
News & Analysis  
11/9/2005   Post a comment
Electronic design and test automation provider Temento Systems has joined the intellectual property plug-and-play standards organization Open Core Protocol International Partnership.
Denali PureSpec supporting AMD64-based workstations
News & Analysis  
11/9/2005   Post a comment
Denali Software announced support for the AMD Opteron processor and AMD64 architecture.
PowerEscape rounds out software development tool line
Product News  
11/9/2005   Post a comment
PowerEscape introduced PowerEscape Insight, a tool promising to improve the data-efficiency of algorithms in the initial phases of development, enabling software developers to improve performance and minimize the need for time-consuming assembly code optimization.
Magma offering design flow for new ChipX structured ASICs
News & Analysis  
11/8/2005   Post a comment
Structured ASIC supplier ChipX and EDA vendor Magma Design Automation Inc. have made available an RTL-to-GDSII design flow to support the new CX6000 structured ASIC product line.
Agilent, Mentor claim to speed high-volume 'yield learning'
News & Analysis  
11/8/2005   Post a comment
Agilent Technologies and Mentor Graphics announced an integrated solution enabling high-volume diagnosis for logical and physical failure analysis in the semiconductor manufacturing test flow.
Page 1 / 2   >   >>


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
Post a comment
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
2 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
28 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
127 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)