Breaking News
Content tagged with Design Tools (EDA)
posted in December 2002
SoC: IP Reuse
Design How-To  
12/19/2002   Post a comment
Closing the abstraction gap in 100M-gate designs
Design How-To  
12/19/2002   Post a comment
One-hundred-million gates. One-billion transistors.
Verification reuse enables design reuse
Design How-To  
12/19/2002   Post a comment
We all know that design reuse is a critical element in closing the SoC design gap. Designers learned years ago that reinventing every new chip from scratch is not a scalable approach.
The five facets of SoC design complexity
Design How-To  
12/19/2002   Post a comment
"Digital convergence" is creating demand for functionally complex ICs in six-nine month design cycles at mass-market costs.
Re-use versus re-synthesize: Preparing for deep submicron issues ahead
Design How-To  
12/19/2002   Post a comment
Reuse today is largely focused on platform-based design which emphasizes the reuse of large blocks of fixed hardware configurations, pre-engineered for speed or power, with design flexibility effectively available only through software modification.
Layout compaction accelerates SoC design through hard IP reuse
Design How-To  
12/19/2002   Post a comment
In enabling multimillion-gate SoC designs, the latest process technologies have widened the gap between manufacturing capabilities and designers' abilities to quickly put together these complex devices.
7 warning signs that you should be concerned about your IP provider
Design How-To  
12/19/2002   Post a comment
Reusing semiconductor intellectual property (SIP or IP) blocks is no longer a luxury for the designers of complex chips — it is a necessity. As mask costs skyrocket and qualified engineering resources become increasingly scarce, chip design teams are incorporating IP reuse strategies into virtually every chip development plan in order to minimize design cycles, reduce chip respins, and meet time-to-revenue goals.
Your IP: easy to protect, easy to reuse
News & Analysis  
12/19/2002   Post a comment
Design engineers are constantly faced with the problem of creating and protecting intellectual property (IP) in new products.
High-speed fabrics deliver optimal IP implementation
Design How-To  
12/19/2002   Post a comment
When developing a customizable silicon architecture, one of the most important and most often overlooked aspects is developing a technology strategy to manage IP before the silicon details are frozen.
Analog IP re-use: concerns for "digitally-oriented" SoC designers
Design How-To  
12/19/2002   Post a comment
The topic of analog, mixed-signal, and radio frequency IP design for import into and re-use in ASIC and SoC chips, has been discussed at technical conferences and in industry magazines over the last few years.
Nanometer scale effects complicate IP characterization
News & Analysis  
12/19/2002   Post a comment
To meet the growing demand for higher performance applications, SoC designers are integrating increased numbers of larger memory IP blocks on more complex devices.
Synthesizable IP: the risk pays off
Design How-To  
12/19/2002   Post a comment
When preparing to design our next-generation DVD controller, Amlogic's engineers faced a choice in design methodology.
Vendors must support IP reuse in SoC
Design How-To  
12/19/2002   Post a comment
The ASIC industry was born out of the need of systems companies to achieve product differentiation, time-to-market advantage and cost optimization.
Flexible, standards-based IP key
News & Analysis  
12/19/2002   Post a comment
With the arrival of platform-based systems-on-chip and the proliferation of embedded cores, designs are getting bigger and more complex.
IP strategies proliferate as SoC complexity grows
News & Analysis  
12/19/2002   Post a comment
Merging previously designed circuit blocks into new system-on-chip designs seems like a sound way of controlling the complexity of SoC projects and leveraging the relatively scarce resources of the circuit design community — at least on the surface. But reuse of intellectual property (IP) is shaping up as a complex design approach with its own unique characteristics.
Taking the Frustration Out of Embedded Design
News & Analysis  
12/11/2002   Post a comment
Effective hardware/software co-design tools remain elusive for most embedded-system designers. Xilinx's Rich Sevcik discusses why he thinks emerging FPGA design platforms offer a viable alternative to ASIC-based embedded design.


Flash Poll
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Rishabh N. Mahajani, High School Senior and Future Engineer

Future Engineers: Don’t 'Trip Up' on Your College Road Trip
Rishabh N. Mahajani, High School Senior and Future Engineer
3 comments
A future engineer shares his impressions of a recent tour of top schools and offers advice on making the most of the time-honored tradition of the college road trip.

Max Maxfield

Juggling a Cornucopia of Projects
Max Maxfield
19 comments
I feel like I'm juggling a lot of hobby projects at the moment. The problem is that I can't juggle. Actually, that's not strictly true -- I can juggle ten fine china dinner plates, but ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
39 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Karen Field

July Cartoon Caption Contest: Let's Talk Some Trash
Karen Field
144 comments
Steve Jobs allegedly got his start by dumpster diving with the Computer Club at Homestead High in the early 1970s.

Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)