Breaking News
Content tagged with Design Tools (EDA)
posted in April 2008
Page 1 / 2   >   >>
Stanford kicks off parallel programming effort
News & Analysis  
4/30/2008   2 comments
Six companies are contributing a total $6 million to kick off a three-year project at Stanford University to explore fresh models for parallel programming, one of three efforts recently funded by a computer industry increasingly concerned software will not be able to keep pace with the evolution of multicore processors.
How to raise the RTL abstraction level and design conciseness with SystemVerilog - Part 1
Design How-To  
4/30/2008   Post a comment
Using advanced HDLs like SystemVerilog, current hardware modeling styles can be enhanced both in terms of abstraction levels and overall efficiency.
Embedded developers cautious on multicore
Design How-To  
4/30/2008   3 comments
Embedded systems developers will make a slow transition to multicore processors, driven by the need for performance but concerned about difficulty programming the new chips and a lack of software standards, according to a survey taken by Virtutech and Freescale at the Embedded Systems Conference in San Jose.
Berkeley Design Automation Delivers Noise Analysis Tool
Product News  
4/30/2008   Post a comment
Berkeley Design Automation, Inc., announced the availability of the Noise Analysis Option.
The Relevance of System Design
Blog  
4/30/2008   Post a comment
Both hardware and software development must continue to address coming system architecture challenges.
Sony Ericsson project combines Java, Flash Lite for mobiles
News & Analysis  
4/30/2008   Post a comment
Sony Ericsson will demonstrate at next week's JavaOne developers' event in San Francisco its Project Capuchin, which will allow software developers to create applications for mobile phones that can use pieces of both Java ME and Adobe Systems' Flash Lite to create their applications.
Cadence boosts analog verification performance
News & Analysis  
4/29/2008   Post a comment
Against the background of ever-increasing complexity in integrated circuit design, Cadence on its house fair Cadence Live EMEA 2008 introduced a major upgrade to its Virtuoso design platform. The enhancement aim at typical European user environments, centering on performance improvement in the verification of large analog designs.
Cadence Speeds Analog and Mixed-Signal Verification
Product News  
4/29/2008   Post a comment
Cadence has introduced acceleration technology in its Spectre simulator while maintaining accuracy of results.
Cadence Strengthens Custom IC Design Tools
Product News  
4/29/2008   Post a comment
Cadence Design Systems, Inc. announced an array of new custom IC design capabilities in the Virtuoso design suite.
Serial ATA and the evolution in data storage technology
Design How-To  
4/28/2008   Post a comment
The SATA specification was developed with the fundamental goals of having a ten-year scalable performance roadmap.
New triple-rate SDI reference designs from Xilinx
Product News  
4/24/2008   Post a comment
Virtex-5 FPGAs enable future-proof interface designs capable of supporting 1080p60 video.
Advanced video processing platform from Xilinx and OmniTek
Product News  
4/24/2008   Post a comment
Development platform bridging SD/HD/3G-SDI to the PCI Express standard enjoys broad adoption among designers of broadcast and digital cinema equipment.
$39 Spartan-3A FPGA evaluation kit
Product News  
4/24/2008   2 comments
Avnet Electronics Marketing introduces low-cost Spartan-3A FPGA evaluation kit.
$395 Virtex-5 FXT FPGA evaluation kit
Product News  
4/24/2008   Post a comment
Avnet Electronics Marketing delivers Virtex-5 FXT FPGA evaluation kit.
Complete Linux design solution for MicroBlaze FPGA-based soft-core processor
Product News  
4/24/2008   Post a comment
Avnet MicroBlaze Processor Linux DVD, Kit and Linux for MicroBlaze Processor SpeedWay Design Workshop Series offers complete design and support solution.
New plug and play options for Altium's Innovation Station
Product News  
4/24/2008   Post a comment
Altium introduced new FPGA daughter boards and additional plug-in peripheral boards for the Altium Innovation Station.
Cadence Posts Lower Revenue
News & Analysis  
4/24/2008   Post a comment
Cadence's fiscal results show softening in the EDA market.
Hardware expertise hard to come by in Ukraine
News & Analysis  
4/24/2008   Post a comment
Ukraine's hardware design sector lacks specialists and holds little career interest for students. The software industry dominates the country's tech sector, dictating and distorting salaries.
C-based coprocessor design, part 2: Datapath customization
Design How-To  
4/24/2008   Post a comment
Part 2 shows how CebaTech's C2R C-to-RTL compiler was used to customize and validate the datapath of a G723.1 and G729.A speech coding accelerator.
Development tool supports Stellaris MCUs with USB
Product News  
4/23/2008   Post a comment
Code Red Technologies, a developer of software development tools for 32-bit MCUs, and Luminary Micro, creators of the Stellaris Cortex-M3-based MCUs, announced the immediate availability of Red Suite v1.5 development tools for the Stellaris MCUs featuring USB.
Alliance takes interoperability challenge beyond PCells
News & Analysis  
4/22/2008   Post a comment
The organisation set up to progress PCell interoperability " the building blocks for analog physical designs - has expanded its remit and changed its name to reflect a broader charter.
Lab-on-chip design automation takes cue from EDA
News & Analysis  
4/22/2008   1 comment
Design automation tools borrowed from the semiconductor industry are being recast for use with microfluidic labs-on-chip.
Lattice and Synplicity extend partnership
News & Analysis  
4/22/2008   Post a comment
Lattice selects Synplicity as its exclusive logic synthesis solutions provider.
FPGA design and verification solutions from Lattice and Aldec
Product News  
4/22/2008   Post a comment
High-speed Aldec simulator is claimed to be the only OEM mixed-language simulator for FPGA design.
TSMC rolls IC simulation offering
News & Analysis  
4/22/2008   Post a comment
At its 2008 Technology Symposium here, Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC) moved to address a bottleneck in chip design: simulation.
Indian design business reached $6 billion in 2007
News & Analysis  
4/22/2008   Post a comment
According to a study released by the India Semiconductor Association, the India's design sector is expected to grow by over 21 percent during the next three years on a compounded annual growth basis to $10.96 billion.
What floorplan information is needed for synthesis
Design How-To  
4/22/2008   Post a comment
Creating custom wireloads based on a trial place-and-route is ineffective, because once synthesis begins structuring logic differently the logic structure - and therefore the placement and routing topology " will be different from the first model.
SPICE and all things nice
Blog  
4/21/2008   Post a comment
I have just been updating myself on the current state of play in the analog EDA world. Whilst my efforts may or may not have been worthwhile, time will tell, one consideration struck me; just what made SPICE so enduring and successful?
XMOS programmable chips bring flexibility, differentiation at low cost
Product News  
4/21/2008   Post a comment
XMOS has launched a programmable chip line that eliminates the delays involved in classic hardware description languages and low-level logic synthesis by employing an entirely software-based design flow using C and the XMOS-originated XC-programming language.
Signal Chain Basics (Part 12): The Bode plot, an essential ac-parameter display tool
Design How-To  
4/19/2008   Post a comment
The Bode plot is a vital tool to understand critical ac-performance characteristics of an amplifier
Signal Chain Basics (Part 12): The Bode plot, an essential ac-parameter display tool
Design How-To  
4/19/2008   1 comment
The Bode plot is a vital tool to understand critical ac-performance characteristics of an amplifier
New plug-and-play options for Altium's Innovation Station
Product News  
4/17/2008   Post a comment
Altium announce four new FPGA daughter boards and new plug-in peripheral boards for the Innovation Station at ESC, Silicon Valley.
Start-up offers a floating-point VHDL library as Open Source
Product News  
4/17/2008   Post a comment
Parameterized floating-point mathematical operators from start-up OptNgn are optimized for FPGA designs.
Intellectual Property: Joy and Sorrow
Blog  
4/17/2008   1 comment
The IP Symposium has been quite instructive.
C-based coprocessor design, part 1: SIMD architecture
Design How-To  
4/17/2008   Post a comment
Here's how CebaTech's C2R C-to-RTL compiler was used to implement a G723.1 and G729.A speech coding accelerator. The accelerator features configurable micro-architecture and instruction-set architecture.
Synplicity launches ReadyIP program; The industry's first universal, secure IP flow for FPGA implementation
News & Analysis  
4/16/2008   Post a comment
Key IP Vendors (ARM, CAST, Gaisler Research, Synopsys, and Tensilica) endorse Synplicity's new ReadyIP program.
Synplicity introduces System Designer: System-level implementation and IP integration tool for FPGA design
Product News  
4/16/2008   Post a comment
A key element of Synplicity's ReadyIP Program; System Designer enables a high-productivity design flow within the synthesis environment.
Tensilica offers free production-ready processor Core for FPGAs
Product News  
4/16/2008   Post a comment
As part of Synplicity's ReadyIP Program, Tensilica has announced the Diamond Standard 106Micro -- an alternative to FGPA vendor proprietary CPUs.
Accelerating development and lowering risk
Design How-To  
4/16/2008   Post a comment
The goals of the semiconductor industry when using IPwere discussed by a panel of experts at the IP Symposium.
Keynote speakers differ on the health of the US patent system
News & Analysis  
4/15/2008   Post a comment
Keynote addresses at the IP Symposium in San Jose.
Xilinx unveils cool tools supporting new Virtex-5 FXT FPGAs
Product News  
4/14/2008   Post a comment
Embedded Development Kit (EDK) 10.1 kick-starts PowerPC 440 processor embedded designs; enables support for operating systems, tools, and boards.
Multi-language Functional Verification Coverage for Multi-site Projects
Design How-To  
4/12/2008   Post a comment
The second installment takes a deeper look at how powerful verification solutions can be constructed, and what other issues you may encounter while designing such a solution.
Pyxis Technology and Silicon Canvas Show Integration
News & Analysis  
4/11/2008   Post a comment
Companies demonstrate the use of the OpenAccess Run-Time-Model (OA-RTM) to enable the simultaneous execution of two commercial tools within the same Unix process.
Pattern generator offers verification and characterization
Product News  
4/11/2008   Post a comment
Byte Paradigm's Wave Generator Xpress targets ASIC, FPGA, DAC and digital board verification and characterization, especially for post-manufacturing IC and board system prototype functional test.
EMA adds FPGA I/O synthesis tool to its PCB offerings
Product News  
4/10/2008   Post a comment
New Taray technology synthesizes optimum FPGA I/Os
Virtual prototyping boosts model-driven Design for Six Sigma methodology: Part 1 of 3 - The challenges and tools
Design How-To  
4/10/2008   Post a comment
An automated path from concept analysis through design and optimization, to validation and implementation, provides cost effective automotive electronics innovation.
New PMC modules offer ultra-high-performance DSP
Product News  
4/9/2008   Post a comment
Acromag's new PMC I/O modules provide a DSP-optimized Virtex-5 FPGA for fast execution of complex algorithms with large banks of high-speed memory, a high-throughput PCI-X interface, and plug-in I/O.
Italian Company Releases Tool for FPGA Designs
Product News  
4/9/2008   Post a comment
Ylichron has announced the availability of an ANSI-C to VHDL compiler, targeting the FPGA market.
Jasper Unveils Proof Accelerators
Product News  
4/9/2008   Post a comment
Jasper Design Automation has introduced a set of modeling extensions for the rapid and exhaustive verification of intractable datapath designs.
RF Design on Printed Circuit Boards
Blog  
4/9/2008   Post a comment
RF design requires different set of simulation tools for IC and PCB designs.
Page 1 / 2   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Aging Brass: Cow Poop vs. Horse Doo-Doo
Max Maxfield
41 comments
As you may recall, one of the things I want to do with the brass panels I'm using in my Inamorata Prognostication Engine is to make them look really old. Since everything is being mounted ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
18 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
14 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)