Design Con 2015
Breaking News
Content tagged with Design Tools (EDA)
posted in May 2003
Understanding the "e" verification language
News & Analysis  
5/29/2003   Post a comment
Verisity's "e" language is still proprietary, but Verisity engineer Zeev Kirshenbaum reveals new details about the language in this first-of-its-kind tutorial. Using an Ethernet networking device as an example, the article shows how to build a verification environment using "e."
Consortium Vows to Simplify IP Reuse in SoCs
News & Analysis  
5/29/2003   Post a comment
A group of EDA, silicon intellectual property (IP) and semiconductor vendors will announce the formation of a consortium at the 40th Design Automation Conference (DAC) that will work to facilitate the integration of IP blocks into SoC designs. The consortium is believed to be working on ways to define "metadata" that goes beyond simple I/O information for IP blocksb
Leakage Current Leads 90-nm Rogues' Gallery
News & Analysis  
5/29/2003   Post a comment
As leakage current shoulders its way to center stage in chip designers' gallery of horrors, leading-edge design teams are rapidly developing ad hoc techniques to minimize its impact. And while the EDA industry is characteristically lagging the leading-edge need, at least one vendor is moving aggressively to catch up, formulating both a tool and a methodology for reducing a specific source of leakage current.
Advances in System-Level Design Roll Out
News & Analysis  
5/23/2003   Post a comment
The electronic system-level (ESL) software market will expand this week as Future Design Automation Corp. rolls out a C-language synthesis system and Summit Design Inc. adds hardware/software co-design to its graphical Visual Elite tool. On the hardware side, Axis Systems Inc. is boosting its ESL verification capability with a new model compiler for emulation
Systems-on-programmable chips: A look at the packaging challenges
Design How-To  
5/23/2003   Post a comment
Complex FPGAs are increasingly taking on the characteristics of complete systems-on-a-chip, including embedded memory and processors, specialized I/O, and multiple differentiated power and ground planes.
SoC goal staying alive: lowest cost, smallest size
News & Analysis  
5/23/2003   Post a comment
As IC designers and architects race to achieve the promise of SoC Integration, we are seeing a "collision of two (or more) worlds" that historically had been handled by different engineering teams or even different companies.
Packaging concern: signal integrity issues rise with 500 Mbit/sec rates
Design How-To  
5/23/2003   Post a comment
Traditionally chip designers have focused on how to satisfy the functional requirements of devices under time and design rule constraints, but have had no spare time to verify the function in-use-status.
Packaging SoCs
Design How-To  
5/23/2003   Post a comment
Nanometer SoC complexities require more work in silicon, package co-design
Design How-To  
5/23/2003   Post a comment
As the semiconductor industry drives into nanometer silicon technologies, the race to keep up with Moore's Law has hit some stumbling blocks.
More functions require balanced SoC design
Design How-To  
5/23/2003   Post a comment
Two interesting applications for systems-on-chip are set-top boxes and hard drives.
Design rules push SoC packaging to the forefront
Design How-To  
5/23/2003   Post a comment
The rise of system-on-chip devices, along with the challenge of 130nm design rules and the looming challenge of 90nm design rules has, and will continue to, test old methodologies and, more often than not, force them into retirement.
Co-design or bust: SoC FBGA packaging
News & Analysis  
5/23/2003   Post a comment
SoC designs require the integration of digital signal processor cores, custom logic, memory and analog on a single chip. Consequently, these designs require signal integrity of critical nets, and adequate power distribution in both the chip and the package.
An overview of SystemVerilog 3.1
Design How-To  
5/21/2003   1 comment
SystemVerilog 3.1 adds a number of features to the Verilog-2001 standard that facilitate modeling and verification of large systems. In this tutorial, consultant Stu Sutherland provides an overview of some of the more significant new features, and argues that SystemVerilog is ready for adoption and use.
Directives tune 'C' for hardware design
Design How-To  
5/16/2003   Post a comment
Semantics for hardware concepts such as parallelism, timing, and synchronization are not native to C, but they can be added with simple directives. Rich Edelman, applications engineer at Future Design Automation, shows how in this tutorial article.
Forging a Brighter Future in High Tech
Design How-To  
5/15/2003   Post a comment
Technical conferences continue to be one of the best and most cost-effective mechanisms for fostering these close relationships and finding out what other organizations are doing. Ian Getreu, the General Chair of the 40th Design Automation Conference (DAC) provides a preview of the show in Anaheim, CA from June 2-6.
Synopsys Tips 'Hybrid' Formal Verification
News & Analysis  
5/14/2003   Post a comment
Claiming a new approach to functional RTL verification, Synopsys Inc. this week will announce a hybrid product that combines a formal property-checking capability with the company's VCS Verilog simulator. By including the simulation engine, Magellan can reach thousands of cycles deep into designs and avoid the false-negative errors that plague other formal tools, Synopsys said.
Recycle RTL test benches to verify Transaction-Level IP Models
News & Analysis  
5/13/2003   Post a comment
System architects working on system-on-chip (SoC) designs are hampered by the dearth of reliable ways to evaluate an architecture or verify hardware and software together. Fortunately, SystemC, an open-source, standard design and verification language written in C++, offers a way to explore different architectures, evaluate algorithms, partition hardware and software tasks, and develop software.
How to generate at-speed scan vectors
News & Analysis  
5/9/2003   Post a comment
At-speed testing is needed to detect many kinds of defects, says Bob Neil, consulting engineer at design services firm Paradigm Works. In this tutorial, he compares approaches used by DFT tools to generate at-speed vectors.
Design for Verification Methodology Allows Silicon Success
News & Analysis  
5/9/2003   Post a comment
Emerging design and verification technologies have shown great promise towards bridging the verification divide that exists in today's complex-chip design projects. However, the lack of a cohesive, efficient methodology to allow these tools and techniques to be utilized efficiently has held back much of the potential progress.
Start-up Vows to Bring Physical Design to Front End
News & Analysis  
5/8/2003   Post a comment
A small design services company based in New York is jumping into the EDA tools business with an IC layout technology intended to provide a better view of physical design.
A system-level methodology for low power design
Design How-To  
5/2/2003   Post a comment
By starting at the systems level, you can reduce power consumption by making changes to algorithms and architectures. ChipVision's Wolfgang Nebel and Laila Kabous show you how in this tutorial article.


Top Comments of the Week
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Carlos Bueno

Adventures in Userland
Carlos Bueno
Post a comment
Editor’s Note: Excerpted from Lauren Ipsum: A story about computer science and other improbable things, author Carlos Bueno introduces us to Lauren and her adventures in ...

Max Maxfield

Tired Old iPad 2 vs. Shiny New iPad Air 2
Max Maxfield
8 comments
I remember when the first iPad came out deep in the mists of time we used to call 2010. Actually, that's only four years ago, but it seems like a lifetime away -- I mean; can you remember ...

Martin Rowe

Make This Engineering Museum a Reality
Martin Rowe
Post a comment
Vincent Valentine is a man on a mission. He wants to make the first house to ever have a telephone into a telephone museum. Without help, it may not happen.

Rich Quinnell

Making the Grade in Industrial Design
Rich Quinnell
16 comments
As every developer knows, there are the paper specifications for a product design, and then there are the real requirements. The paper specs are dry, bland, and rigidly numeric, making ...

Special Video Section
The LT8640 is a 42V, 5A synchronous step-down regulator ...
The LTC2000 high-speed DAC has low noise and excellent ...
How do you protect the load and ensure output continues to ...
General-purpose DACs have applications in instrumentation, ...
Linear Technology demonstrates its latest measurement ...
10:29
Demos from Maxim Integrated at Electronica 2014 show ...
Bosch CEO Stefan Finkbeiner shows off latest combo and ...
STMicroelectronics demoed this simple gesture control ...
Keysight shows you what signals lurk in real-time at 510MHz ...
TE Connectivity's clear-plastic, full-size model car shows ...
Why culture makes Linear Tech a winner.
Recently formed Architects of Modern Power consortium ...
Specially modified Corvette C7 Stingray responds to ex Indy ...
Avago’s ACPL-K30T is the first solid-state driver qualified ...
NXP launches its line of multi-gate, multifunction, ...
Doug Bailey, VP of marketing at Power Integrations, gives a ...
See how to ease software bring-up with DesignWare IP ...
DesignWare IP Prototyping Kits enable fast software ...
This video explores the LT3086, a new member of our LDO+ ...
In today’s modern electronic systems, the need for power ...