Breaking News
Content tagged with Design Tools (EDA)
posted in May 2009
Page 1 / 2   >   >>
Interface enables high scan-test quality
Design How-To  
5/30/2009   Post a comment
STMicroelectronics used a new interface to the tester that enabled compressed automatic test pattern generation (ATPG) patterns to be run with only three digital test pads.
Go to summer school at DAC
Blog  
5/30/2009   Post a comment
A number of EDA professors have organized a Design Automation Summer School that is supported by donations from government and industry, to be held in conjunction with DAC.
10 companies in trouble
News & Analysis  
5/29/2009   7 comments
EE Times has assembled a list of 10 companies (or more) that seem in particular danger of continuing to spill red ink, being acquired, seeking bankruptcy protection or just not being around in current form a year from now.
10 companies in trouble
News & Analysis  
5/29/2009   7 comments
EE Times has assembled a list of 10 companies (or more) that seem in particular danger of continuing to spill red ink, being acquired, seeking bankruptcy protection or just not being around in current form a year from now.
Mentor misses sales, earnings targets
News & Analysis  
5/29/2009   Post a comment
EDA provider Mentor Graphics said sales for the quarter ended April 30 fell short of the company's guided range. The firm also issued guidance for the current quarter that fell short of analysts' expectations.
AMEC gains legal victory over Applied
News & Analysis  
5/29/2009   Post a comment
China's Advanced Micro-Fabrication Equipment Inc. (AMEC) has obtained a ruling on a summary judgment motion it filed in its trade secret dispute with rival Applied Materials Inc.
Simulating automotive applications using standards
Design How-To  
5/28/2009   Post a comment
A development environment from Synopsys Inc. is used by the authors to show how designers can make the most of the IEEE standard.
Fair set to fill Globalfoundries construction jobs
News & Analysis  
5/28/2009   Post a comment
The College of Nanoscale Science and Engineering of the University at Albany plans to host a job fair to assist M+W Zander in building its project management team to support the construction of GlobalFoundries' semiconductor fab in Malta, N.Y.
Video: Google rolls Wave
News & Analysis  
5/28/2009   Post a comment
At its annual developer conference here, Google demonstrated Wave, an open source program it said could represent the future of online communications, blurring the lines between email, instant messaging and online document collaboration.
National sees clouds at 50th anniversary party
News & Analysis  
5/28/2009   Post a comment
This week, National Semiconductor Corp. is celebrating its 50th anniversary. In a statement, National touted its accomplishments over the years and announced some news in its latest product thrust: solar.
TSMC launches interconnect modeling format
News & Analysis  
5/28/2009   Post a comment
Leading foundry Taiwan Semiconductor Manufacturing Co. Ltd. has developed iRCX, an EDA data format for interconnect modeling with TSMC's 65- and 40-nm process technologies.
Magma beats sales target, posts loss
News & Analysis  
5/28/2009   Post a comment
EDA vendor Magma Design Automation hit its most recent sales targets for the fiscal fourth quarter and fiscal year, but posted lower revenue and wider losses than in the year-ago periods.
Altera Stratix IV User Guide Lite
Design How-To  
5/27/2009   Post a comment
This paper provides potential users of Stratix IV FPGAs with an easy-to-read overview of the capabilities of the devices.
Jazz rolls wafer shuttle program
News & Analysis  
5/27/2009   Post a comment
Jazz Semiconductor has rolled out its direct multiproject wafer (MPW) shuttle program.
AMS touts through-silicon via foundry process
News & Analysis  
5/27/2009   Post a comment
Austriamicrosystems has started producing on a foundry basis parts on its Through Silicon Via (TSV) technology, targeting suppliers of devices for 3D integration of CMOS ICs and sensor components.
65-nm test chip said to validate design-for-e-beam
News & Analysis  
5/26/2009   Post a comment
A consortium of companies created to promote design for e-beam (DFEB) technology said three of its steering committee member companies have validated a DFEB methodology for low-volume, 65-nm system-on-chip applications.
ESD keeps EDA tools hopping
Blog  
5/26/2009   Post a comment
Potential catastrophic failures from ESD can have large positive effects on yield and performance but at the same time complying with new verification rules is difficult and time consuming using conventional approaches.
Minimizing Power Consumption in RTL Designs Using Sequential Clock Gating and Low-Power Synthesis
Design How-To  
5/26/2009   Post a comment
An automated low-power design flow has been developed by Calypto Design Systems and Cadence Design Systems which combines the automated RTL clock gating of PowerPro CG from Calypto with the low-power synthesis of Encounter RTL Compiler from Cadence.
Design Tip: Simulating "Raw" Error Vector Magnitude (EVM) for a Quick Measure
Design How-To  
5/26/2009   Post a comment
This Agilent article shows a quick method of obtaining relatively complex information about a design's performance, specifically around EVM (Error Vector Magnitude) or BER (Bit Error Ratio).
IBM partners with Bulgaria on nanotechnology research
News & Analysis  
5/26/2009   Post a comment
Information Technology giant IBM Corp. and the Bulgarian government have announced the signing of an agreement for cooperation in the area of nanoscience.
Computer Solutions : High-speed debugger supports ARM Cortex devices
Product News  
5/25/2009   Post a comment
Development support for microprocessor devices based on the ARM Cortex architecture is now available on the Abatron BDI3000 high-speed debugger from Computer Solutions.
Report: DFT startup Teseda in limbo
News & Analysis  
5/22/2009   Post a comment
Teseda Corp., a provider of scan-based diagnostic and debug solutions in design-for-test (DFT) applications, is struggling.
Invisibility cloaks spread out
News & Analysis  
5/22/2009   Post a comment
An emerging discipline called transfomation optics were used recently to develop an improved invisibility cloak with a 100-fold increase in area compared to previous visible-wavelength cloaks.
GSA event marks 'renewed' focus on analog/mixed signal ecosystem
News & Analysis  
5/21/2009   Post a comment
Whilst the 6th International Semiconductor Forum is aimed at European semiconductor executives, the meeting signals a renewed focus by the GSA on A/MS issues, according to Jodi Shelton, executive director of the GSA.
Virage, eMemory expand IP efforts
News & Analysis  
5/21/2009   Post a comment
Two intellectual property (IP) vendors--eMemory Technology Inc. and Virage Logic Corp.--have separately rolled out embedded nonvolatile memory technology.
'New' ST fights image of old ST
News & Analysis  
5/21/2009   2 comments
STMicroelectronics N.V. appears to have won over some skeptical analysts as the company pushes ahead with efforts to transform its operations but the semiconductor manufacturer continues to be dogged by old concerns about its previous execution records.
Synopsys hits Q2 revenue target; profit grows
News & Analysis  
5/20/2009   Post a comment
EDA vendor Synopsys reported a healthy 23 percent year-over-year increase in net profit for the quarter ended April 30. Revenue for the quarter of $336.8 million was up nearly 4 percent from the same period of 2008 and in line with company guidance.
A collection of power-aware programmable logic resources
Design How-To  
5/20/2009   Post a comment
We've gone back through the material posted over the past year or so and pulled out what we think are some of the best resources for power-conscious designers selecting and working with FPGAs and other programmable logic devices.
Tower and Jazz Semiconductor targets power management with scalable RDS(on) design tool
News & Analysis  
5/20/2009   Post a comment
Independent specialty wafer foundry, Tower Semiconductor (Migdal Haemek, Israel ) and its fully owned US subsidiary Jazz Semiconductor, Inc., (Santa Clara, California) are claiming an industry first with the introduction of scalable RDS(on) versus breakdown voltage design kit technology that enables 10 to 40 percent smaller die sizes and faster design cycle times targeted at the growing power management market.
ARM adopts Jasper tool for IP verification
News & Analysis  
5/20/2009   Post a comment
ARM has adopted Jasper Design Automation's JasperGold Verification System.
Counterfeiting of electronics moves online
News & Analysis  
5/20/2009   5 comments
The counterfeiting of electronics has long been a problem, but the economic downturn that has many searching for bargains could cost U.S. consumer electronics companies alone as much as $200 billion, according to one estimate.
Executive viewpoint: Why Microsoft is investing in Russia
Blog  
5/20/2009   1 comment
Despite the global economic downturn, Microsoft's perspective on Russia has not shifted. Microsoft, for its part, will continue to invest in Russia and is committed to supporting sustainable economic growth and social development, in line with government priorities.
Startup Sigasi offers IDE for VHDL
News & Analysis  
5/20/2009   Post a comment
Sigasi, an early stage EDA company, is looking for partners for its just launched Public Beta Program for Sigasi HDT, an Intelligent Development Environment (IDE).
Solmetric develops photovoltaic layout tool for National's SolarMagic power optimizers
News & Analysis  
5/20/2009   Post a comment
National Semiconductor Corp., is partnering with Solmetric Corp., (Sebastopol, California, USA) a developer of test and measurement tools for solar installations, which has developed a software tool to estimate the energy production of solar arrays, including installations outfitted with National's SolarMagic power optimizers.
Cadence rolls tools to speed design process
Product News  
5/19/2009   Post a comment
At its European user meeting CDNLive, EDA software vendor Cadence Design Systems has introduced two tools aiming at speeding up the design process. The tools attack on two different points: One provides a virtual hardware platform for software/hardware co-development, the other one speeds PCB routing for FPGA solutions.
GlobalFoundries to apply thyristor-RAM at 32-nm node
News & Analysis  
5/19/2009   Post a comment
T-RAM Semiconductor Inc., a nine-year old company, has announced that it has entered into a joint development agreement aimed at applying T-RAM's thyristor-RAM embedded memory to 32- and 22-nm manufacturing process nodes from GlobalFoundries Inc. (Sunnyvale, Calif.).
Groups combine for high level protocol LTE ref designs
News & Analysis  
5/19/2009   Post a comment
picoChip and Continuous Computing are joining forces to develop a Long Term Evolution (LTE) femtocell and picocell reference platform that extends from a hardware reference design and physical layer implementation (PHY) all the way up through Layer 2 and Layer 3 LTE protocols.
Q&A: AnalogicTech CEO likes chaos, shuns foundries
News & Analysis  
5/19/2009   Post a comment
To explain the current issues in analog, EE Times caught up with Richard Williams, president, CEO and chief technology officer of Advanced Analogic Technologies Inc., a fabless analog chip vendor.
SOFTWARE TOOLS: Simplorer 8.0 uses multiple modeling technologies to slash engineering time
Product News  
5/18/2009   Post a comment
Simplorer 8.0 EDA software from ANSYS, Inc., uses multiple modeling technologies to slash design time for electrical, mechatronic, and other multi-domain systems for automotive, aerospace, defense, and industrial applications.
Analysis: Dissecting the MIPS-Chipidea breakup
News & Analysis  
5/18/2009   4 comments
MIPS executives have blamed its short marriage with Chipidea on a weak economy. But ex-Chipidea employees insist integration of the two companies was botched by MIPS.
Analysis: Dissecting the MIPS-Chipidea breakup
News & Analysis  
5/18/2009   4 comments
MIPS executives have blamed its short marriage with Chipidea on a weak economy. But ex-Chipidea employees insist integration of the two companies was botched by MIPS.
The thing about Aart
Blog  
5/18/2009   Post a comment
Synopsys' Aart DeGeuss could not pass up adding analog IP to his intellectual property stable that has revenues reported to be $100 million.
Time-saving Measurements for Basic, Low-Cost Oscilloscopes
Design How-To  
5/18/2009   5 comments
Understand how even a low-cost scope can often the functions and features needed for substantive education, design, development, and debug needs
Turnkey environment allows MEMS/IC co-design, co-verification
Product News  
5/18/2009   Post a comment
MEMS+IC, a Coventor-Cadence collaboration that allows microelectromechanical systems to be designed and verified in tandem with electronic integrated circuitry, will debut this week (May 18) at CDNLive EMEA.
What you need to know about Microsoft's BlueTrack mouse
Teardown  
5/18/2009   1 comment
With Microsoft's recent release of the BlueTrack family of mice, new approaches to lighting and image processing are brought to bear.
HARDWARE TOOLS: New ultra-high-speed debug probe for TI DSP platforms is cheapest on the market
Product News  
5/16/2009   Post a comment
Ashling Microsystems offers a new JTAG debug probe for TI DSP platforms that allows debugging of application code running on the target system
Risk-reward structures in EDA
Blog  
5/15/2009   Post a comment
Events in recent months have highlighted to all of us the perils of miscalculating risk. In most facets of our lives, outcomes usually match incentives. So, it's worth thinking about the behaviors that are incented by risk-reward profiles in EDA today.
SMIC announces 65-nm, low-leakage IP portfolio
News & Analysis  
5/15/2009   Post a comment
Chinese silicon foundry Semiconductor Manufacturing International Corp. announced the availability of a set of 65-nanometer low leakage process IPs, including the preliminary version release of six memory compliers.
Researchers confirm theoretical predictions for graphene
News & Analysis  
5/15/2009   Post a comment
Theoretical predictions for graphene have been confirmed, and researchers at the National Institute of Standards and Technology and Georgia Tech claim to have experimental proof using a new measurement device.
ST sees early chip market recovery
News & Analysis  
5/15/2009   Post a comment
STMicroelectronics N.V. executives said they are anticipating the semiconductor market will recover at a faster pace than previously expected as signs of sales improvements emerge from key regions.
Page 1 / 2   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Aging Brass: Cow Poop vs. Horse Doo-Doo
Max Maxfield
7 comments
As you may recall, one of the things I want to do with the brass panels I'm using in my Inamorata Prognostication Engine is to make them look really old. Since everything is being mounted ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
11 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
11 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
45 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)