Breaking News
Content tagged with Design Tools (EDA)
posted in July 2006
Page 1 / 3   >   >>
Actel offers free IDE for 32-bit ARM7 MPU core
Product News  
7/31/2006   Post a comment
Programmable logic supplier Actel released a free development environment for Actel's CoreMP7, claimed to be the industry's only soft 32-bit ARM7 microprocessor core for FPGAs.
DDC-I's SCORE compilers available to Wind River Workbench developers
Product News  
7/31/2006   Post a comment
DDC-I's SCORE compilers are available for the Wind River Workbench, an eclipse-based development suite, and Wind River's VxWorks real-time operating system.
Wind River contributes 300K lines of code to Eclipse
News & Analysis  
7/31/2006   Post a comment
Device software optimization specialist Wind River Systems has released more than 300,000 lines of code to the Eclipse Foundation, an open source community focused on providing an extensible development platform and application frameworks for building software.
Don't Ring Death Knell For ASIC Career Just Yet
News & Analysis  
7/31/2006   Post a comment
The rumor that ASIC design is dying a slow death is one a consultant wants to put to rest completely.
Reducing cycle times for design rule checking
Design How-To  
7/31/2006   Post a comment
IC design rule checking (DRC) cycle time includes translation, run time, and debug time. Mentor Graphics' James Paris shows how you can reduce that overall time while maintaining accuracy.
43rd DAC : The week that was
News & Analysis  
7/28/2006   Post a comment
EE Times editors on the ground at the 43rd Design Automation Conference filed more than 45 reports. Here are the five most heavily trafficked.
Agilent makes full 3D EM simulation accessible at a lower price
Product News  
7/28/2006   Post a comment
EMDS lets designers analyze and visualize EM effects to fine tune the performance of high-frequency RF circuit designs.
64-bit eXtremeDB supports massively larger databases
Product News  
7/28/2006   Post a comment
McObject has launched eXtremeDB-64, the 64-bit version of its eXtremeDB 3.0 in-memory embedded database for real-time enterprise and embedded systems. eXtremeDB-64 supports databases that are hundreds of times larger than the 32-bit version.
Verification: Automation no substitute for thought, Foster says
News & Analysis  
7/28/2006   Post a comment
EDA can help by automating some of the "bookkeeping" aspects of verification, but ultimately that is no substitute for the thinking that goes into creating a verification plan, according to verification guru Harry Foster.
Express Logic's ThreadX RTOS supports Luminary Micro's Stellaris microcontrollers
Product News  
7/28/2006   Post a comment
Express Logic's ThreadX real-time operating systems now supports Luminary Micro's Stellaris microcontrollers based on the ARM Cortex-M3 microcontroller core.
Agilent poised to acquire Xpedion
News & Analysis  
7/28/2006   Post a comment
Agilent Technologies said it signed a definitive agreement to acquire privately held Xpedion Design Systems. Financial details of the transaction were not disclosed.
Mercury, Virage post widening losses
News & Analysis  
7/28/2006   Post a comment
Mercury Computer Systems and Virage Logic reported widening year-to-year losses for the quarter ending June 30.
Multimedia to spur architectural renaissance
News & Analysis  
7/28/2006   Post a comment
With exponentially increasing transistor counts required to meet the processing demands of next-generation multimedia and gaming platforms, panelists at this week's Design Automation Conference predicted the rise of new architectural approaches to IC design that go way beyond the scaling approaches that they said only provided a temporary solution.
Variable-precision fixed/floating-point formats for Verilog
Product News  
7/27/2006   Post a comment
Fintronic say that their variable-precision fixed- and floating-point formats provide the ability to perform true ESL design space exploration in Verilog.
DAC keynoter: think of software as part of manufacturing
News & Analysis  
7/27/2006   Post a comment
The semiconductor industry needs EDA to supply tools that consider embedded software, according to Alessandro Cremonesi, a DAC keynoter and group vice president at STMicroelectronics.
Synopsys in definitive agreement to acquire litho sim vendor
News & Analysis  
7/27/2006   Post a comment
Synopsys has signed a definitive agreement to acquire German lithography simulation vendor Sigma-C for an undisclosed amount, according to a Synopsys spokesperson.
SystemC synthesis tool adds improved C++ support
Product News  
7/27/2006   Post a comment
Celoxica Holdings said it has enhanced C++ coding support in its Agility Compiler high-level design tool, raising the level of design abstraction above SystemC for designers who need to boost productivity and for programmers less familiar with hardware design.
CoWare releases SystemC modeling library source code
Product News  
7/27/2006   Post a comment
CoWare has released SystemC modeling library (SCML) source code and reuse methodology guidelines, a kit that openly extends SCML's standards-based approach to all IEEE 1666 SystemC-compatible tool environments.
Denali, Spirit Consortium in collaboration
News & Analysis  
7/27/2006   Post a comment
Denali Software said it would work with the Spirit Consortium on development of IP-XACT to ensure that the consortium data model is aligned with SystemRDL, the system description language for system-on-chip design registers.
Synopsys donates SVA checkers to Accellera
News & Analysis  
7/27/2006   Post a comment
Synopsys donated a library of SystemVerilog assertion checkers, defined in the ARM-Synopsys Verification Methodology Manual for SystemVerilog, to EDA standards organization Accellera.
IC designers share variability concerns, solutions
News & Analysis  
7/27/2006   Post a comment
The right combination of better modeling and regular IC fabrics could be the best way to control IC variability, according to panelists at the Design Automation Conference Wednesday.
Customer R&D investment drives Cadence growth
News & Analysis  
7/26/2006   Post a comment
Cadence Design Systems Inc. reported second quarter 2006 revenue of $359 million, up 12 percent over the $321 million reported for the same period in 2005. GAAP net earnings were $30 million, or 10 cents per share, compared to $0.5 million, or zero cents per share in the same period in 2005.
Customer R&D investment drives Cadence growth
News & Analysis  
7/26/2006   Post a comment
Cadence Design Systems Inc. reported second quarter 2006 revenue of $359 million, up 12 percent over the $321 million reported for the same period in 2005. GAAP net earnings were $30 million, or 10 cents per share, compared to $0.5 million, or zero cents per share in the same period in 2005.
Efficient testing ensures requirements traceability and verification: Part 2
Design How-To  
7/26/2006   Post a comment
The Capability Maturity Model Integration standard improves processes in developing automotive electronics software, which leads to unique tools for mapping test information to requirements.
Leading EDA users cite nanometer IC challenges
News & Analysis  
7/26/2006   Post a comment
Representatives of some of the world's largest EDA users discussed challenges such as process variability, power, design costs, and chip complexity at a Design Automation Conference panel Tuesday.
EE Times DAC insider: Cadence iffy about DAC 2007?
News & Analysis  
7/26/2006   Post a comment
EE Times' editors on the ground at the 43rd Design Automation Conference here this week bring you the news behind the news right here in the EE Times DAC insider. Bookmark it and check back often.
Thermal effects not an immediate concern, says TI exec
News & Analysis  
7/26/2006   Post a comment
Contrary to popular belief, the impact of high temperature on a chip design is not among the most immediate concerns for advanced IC design, according to a Texas Instruments executive.
ESL panelists call for TLM standards
News & Analysis  
7/26/2006   Post a comment
Panelists at the Design Automation Conference lauded ESL's progress, but said that better standards for SystemC transaction-level models are sorely needed. A new roadmap may solve that problem.
Spotty support stymies broader acceptance of System Verilog, users say
News & Analysis  
7/25/2006   Post a comment
Spotty vendor support for System Verilog is holding back broader deployments.
Synplicity's revenue, profit up slightly year-to-year
News & Analysis  
7/25/2006   Post a comment
Synplicity posted second quarter revenue of $15.4 million, up slightly from $15.2 million in the year-ago quarter, the company said. Net income also rose slightly.
Firms partner on standard statistical analysis library format
News & Analysis  
7/25/2006   Post a comment
Six companies, including Cadence Design Systems and ARM Holdings, have banded together with the aim of accelerating the creation of a standard statistical analysis library format under the Open Modeling Coalition of Si2.
Nokia plows a path to ESL adoption
News & Analysis  
7/25/2006   Post a comment
Cell phone giant Nokia could start using electronic system-level design tools as early as the end of the year when it concludes extensive pilot tests, but adoption of the tools is likely to be confined to a couple areas initially, due to the many holes in existing ESL products and standards.
Freescale's 68K/ColdFire MPU core aims to ease 8- to 32-bit upgrade
Product News  
7/25/2006   Post a comment
Freescale Semiconductor has developed a new 68K/Coldfire microcontroller core, that for the first time will enable OEMs to easily upgrade from 8- to 32-bit with the same on-chip peripheral functions and tools sets.
Costello: VCs see EDA as 'dead space'
News & Analysis  
7/25/2006   Post a comment
Joe Costello, chairman of Orb Networks and former CEO of Cadence Design Systems, used his keynote address at this year's Design Automation Conference to say VCs see EDA as "dead space" and that "This industry needs to change."
Design tool integration gets expanded view
News & Analysis  
7/25/2006   Post a comment
Forging truly integrated design environments requires more than a common data model and API for IC physical design, according to participants at the Integrated Design System Workshop at the Design Automation Conference.
DFM requires new business models, CTOs say
News & Analysis  
7/24/2006   Post a comment
Design-for-manufacturability solutions remain a potentially lucrative market for EDA, but vendors may require completely new business models in order to cash in on chip makers' yield woes, according to chief technology officers from the world's top two EDA firms and the No. 1 semiconductor equipment vendor.
PDF rolls process characterization product
Product News  
7/24/2006   Post a comment
Claiming an industry first, design-for-manufacturability vendor PDF Solutions rolled out a Characterization Vehicle Yield Modeling product, making available on a wider scale technology that was previously available only to companies that engaged in a full PDF Solutions Integrated Yield Ramp engagement.
Link for Modelsim 2 adds direct Verilog support
Product News  
7/24/2006   Post a comment
The MathWorks announced the availability of Link for ModelSim 2, said to enhance the use of model-based design for hardware verification by offering full Verilog and VHDL support.
EDA, IP vendors seek statistical library format
News & Analysis  
7/24/2006   Post a comment
Six EDA and IP vendors have joined together to help accelerate the creation of a standard statistical library format through the Open Modeling Coalition of the Silicon Integration Initiative.
Formal verification tool promises finer control
Product News  
7/24/2006   Post a comment
Privately held EDA vendor Averant released the next generation of its formal verification tool, Solidify 4.0, offering what the company claims is the industry's first formal tool to give designers fine control over the tool's thoroughness.
Using statistical activity for power estimation
Design How-To  
7/24/2006   Post a comment
You can use statistical methods to predict net activities instead of using a detailed power simulation to compute them, but these methods present many challenges, say authors from EDA startup Azuro Inc.
ARM demos generator tool for virtual prototyping
Product News  
7/24/2006   Post a comment
ARM has developed a system generator tool that it has already supplied to lead partners and will introduce generally in September that it says will allow platform providers to rapidly generate, by themselves, instruction-accurate virtual prototypes that are scaleable, reusable and fast enough to interact with in real time.
ARM upgrades interconnect tools and Fabric IP
Product News  
7/24/2006   Post a comment
ARM Ltd has unveiled the latest version of its Configurable Interconnect technology and said several major companies, including Toshiba and Agere Systems have already licensed the fabric IP.
EE Times DAC insider: SSTA adoption slow?
News & Analysis  
7/24/2006   Post a comment
EE Times' editors on the ground at the 43rd Design Automation Conference here this week bring you the news behind the news right here in the EE Times DAC insider. Bookmark it and check back often.
Restrictive design rules could curb EDA growth, analyst says
News & Analysis  
7/24/2006   Post a comment
A coming wave of adoption of so called restrictive design rules at the 32-nanometer node could curb potential EDA market growth if widespread enough, according to Mary Ann Olsson, vice president of EDA design research at market research firm Gartner.
Dataquest to EDA: 'It's the software, stupid'
News & Analysis  
7/24/2006   Post a comment
Embedded software development poses the biggest challenge to electronic system design, and should be a focus for EDA, according to Gartner Dataquest analysts at a pre-Design Automation Conference briefing Sunday evening.
Magma offers 'tri-mode' circuit simulator
Product News  
7/23/2006   Post a comment
Magma Design Automation is rolling out FineSim Pro, a circuit simulator that runs in Spice and fast Spice modes.
What to see at DAC: ESL, Power, Interconnect, and DFM (Oh My!)
News & Analysis  
7/22/2006   Post a comment
Originally written as a newsletter for DAC, this article describes some companies that might be of interest for anyone who is planning on attending the conference.
What to see at DAC: Verification (Can you hear me now?)
News & Analysis  
7/22/2006   Post a comment
Originally written as a newsletter for DAC, this article describes some companies that might be of interest for anyone who is planning on attending the conference.
Blaze DFM says new MO release up to 5X faster
Product News  
7/21/2006   Post a comment
Blaze DFM released version 1.1 of the company's Blaze MO optimization software, featuring updates based on customer feedback from projects that employed the tool.
Page 1 / 3   >   >>


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Steve Wozniak Reacts to Latest iPhone
Max Maxfield
9 comments
Funnily enough, just a few days ago as I pen these words, I was chatting with my wife (Gina the Gorgeous) when she informed me that -- as a kid -- she had never played at making a ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)