Breaking News
Content tagged with Design Tools (EDA)
posted in September 2004
<<   <   Page 2 / 2
Cadence et UMC créent un flot de référence pour circuits intégrés en dessous de 130 nm
News & Analysis  
9/10/2004   Post a comment
Cadence Design Systems Inc. et le fondeur United Microelectronics Corp. annoncent un flot de référence RTL-GDSII pour des conceptions de circuits intégrés numériques implémentés dans des procédés 130 nm d’UMC et inférieurs.
Mentor scelle l’acquisition de 0-In pour la somme de 50 millions de dollars
News & Analysis  
9/10/2004   Post a comment
Mentor Graphics Corp. aurait déboursé quelque 50 millions de dollars en actions pour l’acquisition de 0-In Design Automation, une jeune pousse spécialisée dans les outils de vérification basée sur les assertions, selon les informations contenues dans le formulaire 8-k déposé par Mentor auprès de la Securities and Exchange Commission au début de la semaine.
HDL front ends aren't core competency
News & Analysis  
9/10/2004   Post a comment
EDA vendors should focus on their core competency, says Verific's Michiel Ligthart — and it probably isn't Verilog and VHDL parsers.
Manufacturing-aware design helps boost IC yield
News & Analysis  
9/9/2004   Post a comment
Chip designers need to address manufacturing concerns throughout the design flow, says Cadence Design Systems' Mark Miller. In this feature article, he shows how designers can help boost yields during chip development.
Nassda hires new sales heads
News & Analysis  
9/9/2004   Post a comment
Nassda Corp. has appointed a new vice president of U.S. sales as well as a new sales general manager for Europe.
Startup offers verification IP for interconnect
News & Analysis  
9/9/2004   Post a comment
Verification IP startup Netsys Software has introduced a new verification IP suite called "nVS for ASI, or Advanced Switching Interconnect.
RBC study shows design activity up in 2004
News & Analysis  
9/9/2004   Post a comment
Study says design activity is "up" this year, people will be moving steadily to 90 nm over the next couple years, but unfortunately for the EDA industry, the move to 90 nm will not require a major retooling, simply the addition of signal integrity and power tools to existing flows.
Synopsys: Schlacht um die Logiksynthese
Survey  
9/9/2004   Post a comment
Kann Synopsys sein jahrzehntelanges Beinahe-Monopol bei der Logiksynthese halten? Vielleicht. Aber das Unternehmen wird hart um seine Vorherrschaft kämpfen müssen, will man die in einer Synopsys-Usergroup (SNUG) veröffentlichen Kommentare zu einem kürzlich erschienen Bericht als erstes Anzeichen vom Ende werten.
Cadence PCB tool supports Intel 915, 925x chipsets
News & Analysis  
9/8/2004   Post a comment
Cadence Design Systems Inc. announced that it is offering a customized version of its Allegro system interconnect design platform so that it can be used in conjunction with a silicon design-in kit, available from Intel as a drop-in core layout (DCL), for the newly announced Intel 915 and 925X Express Chipsets.
Mentor paid $50 million for 0-In, closes acquisition
News & Analysis  
9/8/2004   Post a comment
Mentor Graphics Corp. paid roughly $50 million in stock for privately held 0-In Design Automation, according to an 8-k Mentor filed with the Securities and Exchange Commission earlier this week in announcing it closed the acquisition.
FishTail signs up distributors for Europe and Asia
News & Analysis  
9/8/2004   Post a comment
FishTail Design Automation Inc., has signed up Saros Technology Ltd. as its distributor and Advinno Technologies as its distributor in Southeast Asia.
TransEDA spins all-in-one PCI verification IP
News & Analysis  
9/8/2004   Post a comment
TransEDA announced on Monday (Sept. 6) its PCI All-in-One verification IP and the latest VN-Control bus-based system-level test generator release 3.0.
EDA industry to raise funds for cancer research
News & Analysis  
9/8/2004   Post a comment
The players in the EDA industry are throwing a fundraiser here Wednesday, September 15 to speed up research for a very underfunded form of bone cancer called multiple myeloma.
PolySpace se distingue par un fort taux de croissance
News & Analysis  
9/8/2004   Post a comment
PolySpace Technologies est sous les projecteurs. Le cabinet d’études de marché VDC (Venture Development Corporation) présente la société iséroise comme le fournisseur d’outils de test pour logiciels embarqués ayant la croissance la plus rapide du marché.
Gemeinsamer Referenz-Flow von Cadence und UMC
News & Analysis  
9/8/2004   Post a comment
Cadence Design Systems und der taiwanesische Halbleiter-Auftragsfertiger United Microelectronics haben einen Referenz-Flow für digitale Chipdesigns in UMCs 130-Nanometer-Prozess und darunter vorgestellt. Der Flow umfasst die Arbeitsgänge von RTL bis zu GDSII.
Cadence, UMC create sub-130 nm IC reference flow
News & Analysis  
9/7/2004   Post a comment
Cadence Design Systems Inc. and foundry United Microelectronics Corp. have announced an RTL-to GDSII reference flow for digital IC designs implemented in UMC processes 130 nanometers and below.
Analog circuit optimization doesn't replace designers
News & Analysis  
9/6/2004   Post a comment
Analog circuit optimizers that attempt to replace designers haven't been successful, notes Synopsys' Christopher Labrecque. Complementary optimizers that allow designer control are much more helpful.
'Symmetric' design technique facilitates power analysis
News & Analysis  
9/3/2004   Post a comment
Power supply related noise coupling is very difficult to analyze using traditional simulation techniques. Donald Bennett (right), president of Quantum Design Automation, outlines a "symmetric" transmission-line design technique and simulation methodology that allows the simultaneous power analysis of all chip, package and board level components.
Altera releases development kits for FPGA, CPLD families
News & Analysis  
9/1/2004   Post a comment
Altera Corp. has introduced development kits for its Stratix II FPGAs and Max II CPLDs.
Entry-level toolset supports PIC MCU line
Product News  
9/1/2004   Post a comment
Microchip Technology Inc.'s new entry-level development tools are said to allow user-friendly evaluation of analog processing and simple programming with the company's PIC Microcontrollers.
ARM setzt für IP-Zukunft auf Artisan
Product News  
9/1/2004   Post a comment
Für fast einer Milliarde Dollar hat ARM den kalifornischen Bibliotheken-Entwickler Artisan Components übernommen. Das Unternehmen aus dem britischen Cambridge sichert sich damit ein solides Standbein im künftigen Markt für Intellectual Property (IP). Vielleicht könnte sich die Artisan-Übernahme schon bald als echtes Schnäppchen herausstellen.
ARM setzt für IP-Zukunft auf Artisan
Product News  
9/1/2004   Post a comment
Für fast einer Milliarde Dollar hat ARM den kalifornischen Bibliotheken-Entwickler Artisan Components übernommen. Das Unternehmen aus dem britischen Cambridge sichert sich damit ein solides Standbein im künftigen Markt für Intellectual Property (IP). Vielleicht könnte sich die Artisan-Übernahme schon bald als echtes Schnäppchen herausstellen.
<<   <   Page 2 / 2


EE Life
Frankenstein's Fix, Teardowns, Sideshows, Design Contests, Reader Content & More
Max Maxfield

Oh, No! My Antique Analog Meter Has Twitched Its Last
Max Maxfield
19 comments
Well, life is certainly full of ups and downs, isn't it? When it comes to the antique analog meters I'm using in a number of my hobby projects, things appeared to be going swimmingly well, ...

EDN Staff

11 Summer Vacation Spots for Engineers
EDN Staff
20 comments
This collection of places from technology history, museums, and modern marvels is a roadmap for an engineering adventure that will take you around the world. Here are just a few spots ...

Glen Chenier

Engineers Solve Analog/Digital Problem, Invent Creative Expletives
Glen Chenier
15 comments
- An analog engineer and a digital engineer join forces, use their respective skills, and pull a few bunnies out of a hat to troubleshoot a system with which they are completely ...

Larry Desjardin

Engineers Should Study Finance: 5 Reasons Why
Larry Desjardin
46 comments
I'm a big proponent of engineers learning financial basics. Why? Because engineers are making decisions all the time, in multiple ways. Having a good financial understanding guides these ...

Flash Poll
Top Comments of the Week
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)