I must admit that some of these titles look rather interesting...
I just received an email from the guys and gals at Aldec informing me that they have a bunch of recorded videos (along with downloadable slides) of the top-rated – "Best of 2012" – Aldec Webinars of the year. They say that resources like their popular Webinar series are designed to help the busy engineer to get ahead in less than an hour. I must admit that some of these titles look rather interesting…
Before we go there, however, I just want to say that there's a lot of "Best of 2012" stuff going around at the moment. For example, did you hear about the Best of 2012 European Beard and Moustache Championships? (If not, Click Here!)
But we digress -- back to the Aldec webinars:SystemVerilog: Who? What? When? Where?
Some groups treat SystemVerilog with reserve, partially justified by the wide scope of the language. This presentation explains which areas of SystemVerilog should be implemented by hardware designers. Main topics include Design Subset, Assertions, Verification Subset, Verification Methodologies (OVM/UVM).View WebinarOVM and UVM - Building a SystemVerilog Testbench
This webinar introduces basic OVM concepts and shows how users with different levels of experience can rely on OVM to quickly build up a layered, coverage driven, transaction-level verification environment which can be reused across different designs. These concepts apply equally well to UVM. Aldec provides a precompiled OVM library and a SystemVerilog compatible simulator to help customers take advantage of this latest design verification technology to meet the challenge of verifying today’s complex designs.View WebinarFast Track to Active-HDL - Part 2
Learn about simulation settings and waveform viewer. This webinar training session covers various simulation settings to optimize the performance as well as how to use accelerated waveform viewer efficiently.View Webinar OS-VVM: High-Level VHDL Verification
When facing the challenging task of implementing Constrained Random Stimulus or Functional Coverage in their testbench, VHDL designers used to make difficult choice between "reinventing the wheel" (writing appropriate code from scratch) and "using a square wheel" (using SystemVerilog for verification). Fortunately, there is a third option: Open Source VHDL Verification Methodology.View WebinarDO-254 FPGA Level In-Target Testing
Functional verification of digital designs in real hardware has been a serious undertaking when developing under DO-254 standard. Section 6.2 Verification Process of RTCA/DO-254 specifies that requirements must be preserved and verified from RTL simulation stage to hardware verification stage. Learn about common challenges that are usually encountered during hardware verification, and more importantly, the solution to overcome these challenges.View Webinar
If you found this article to be interest, visit Microcontroller / MCU Designline
where – in addition to my Max's Cool Beans
blogs on all sorts of "stuff" – you will find the latest and greatest design, technology, product, and news articles with regard to all aspects of designing and using microcontrollers.
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).
Last but certainly not least, make sure you check out all of the discussions and other information resources at All Programmable Planet
. For example, in addition to blogs by yours truly, microcontroller expert Duane Benson is learning how to use FPGAs to augment (sometimes replace) the MCUs in his robot (and other) projects.