REGISTER | LOGIN
Breaking News
Programmable Logic DesignLine Blog

Maximizing floating-point processing in 20nm FPGAs

Clive Maxfield
4/12/2013 07:25 PM EDT

 0 comments   post a comment
NO RATINGS
View Comments: Oldest First | Newest First | Threaded View
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed