Breaking News
Programmable Logic DesignLine Blog

System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA

Clive Maxfield
12/20/2012 05:39 PM EST

 11 comments   post a comment
NO RATINGS
View Comments: Oldest First | Newest First | Threaded View
<<   <   Page 2 / 2
Tobias Strauch, EDAptix
User Rank
Blogger
re: System Hyper Pipelining = 16 MCU cores on a Spartan-6 LX9 FPGA
Tobias Strauch, EDAptix   1/8/2013 10:01:24 AM
NO RATINGS
@modal, right, it is a kind of resource sharing. But SHP works on a standard FPGA, so the trick is the resource sharing on RTL.

<<   <   Page 2 / 2
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week