Breaking News
Power Tips

Power Tip 58: Power supply grounding--which camp are you in?

Variants
NO RATINGS
1 saves
< Previous Page 2 / 2
View Comments: Newest First | Oldest First | Threaded View
Bert22306
User Rank
Author
re: Power Tip 58: Power supply grounding--which camp are you in?
Bert22306   4/5/2013 8:41:40 PM
NO RATINGS
Probabaly the reason why heated debates emerge is because no one pat rule ever seems to work across the board (ha ha, what a pun). I agree with the comment that a ground plane amounts to a large area single-point ground. Thing is, whether on a single card, or in a large system of components, I guess the one basic goal is to minimize ground currents. And the knee-jerk reaction of isolating grounds doesn't always work, to this end, because then your risk frying components when their zero volt references drift too far apart. One good solution is fiber optics.

bikeron
User Rank
Author
re: Power Tip 58: Power supply grounding--which camp are you in?
bikeron   4/5/2013 4:52:12 PM
NO RATINGS
Lot's of grounding issues left out in this article.. looks like a TI advert to me...

Consultofactus
User Rank
Author
re: Power Tip 58: Power supply grounding--which camp are you in?
Consultofactus   4/5/2013 12:21:25 PM
NO RATINGS
Much depends on the power output level of the switcher. The simplified drawing in the article shows the typical single phase SMPS chip with on-chip gate driver. With literally dozens of chips to choose from this approach reaches its practical limit around 150W. For these middle-to-lower wattage supplies a single ground consisting of a compact star ("single point") topology is adequate, but a ground plane is preferred for best EMI performance. Much above the 150W (or so) level a separate gate driver device will greatly help decouple switching transients from the SMPS chip - this is where a two-mesh power and signal ground approach is necessary. In these designs the signal ground will host the SMPS chip and associated bias and feedback scaling/filtering circuits. These larger designs also tend to be poly-phase so a separate power ground is especially important to keep the multiple high current paths away from the control circuitry. The power ground is common to the gate driver, current sense, input capacitor(s) and OVP. Of course in isolated designs like flybacks there's almost always a third isolated "ground" on the output.

an_m
User Rank
Author
re: Power Tip 58: Power supply grounding--which camp are you in?
an_m   4/4/2013 6:43:14 PM
NO RATINGS
Oh yes. both are a single point star ground, one is just more distributed than the other :-) and then you have , vias and components on both sides of the board, all good fun. My mark one eye ball rule of thumb is like yours. Look at the currents, keep di/dt low. and break every other rule at some point or other

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed