Breaking News
Max’s Cool Beans

Arduissimo: FPGA-Based Multicore Arduino Indiegogo Crowdsourcing Project

NO RATINGS
View Comments: Oldest First | Newest First | Threaded View
Page 1 / 3   >   >>
TonyTib
User Rank
CEO
Software Defined Peripherals
TonyTib   5/2/2014 5:06:17 PM
NO RATINGS
As I've noted, software defined peripherals has been done before, by at least Scenix/Ubicomm (bankrupt), Parallax Propellar, and the XMOS chips.  If you wanted to stretch a bit, you could include TI's PRU (featured in the BeagleBone) and the Cyprus PSoC's (programmable analog peripherals).


Another comment: parallel programming is still hard, whether it's cooperating virtual Arduinos or cooperating PLC tasks (side story: I recently realized we had some deadlocks in some structured text PLC code involving a couple of separate cooperating programs.  It escaped dedication because it doesn't show up under normal circumstances...)

 

betajet
User Rank
CEO
What's in a name?
betajet   5/2/2014 6:14:15 PM
NO RATINGS
I've never determined where the product name Arduino comes from, other than it's an Italian given name or surname.  However, it seems to me it could be derived from the Italian word arduo which means "difficult" or "arduous".  However, -ino is a diminutive suffix so arduino would mean "only a little difficult".

Following this reasoning, arduissimo would mean "really, really difficult".  Not a great marketing concept for an FPGA product IMO :-)

Tobias Strauch, EDAptix
User Rank
Blogger
Re: What's in a name?
Tobias Strauch, EDAptix   5/3/2014 5:07:02 AM
NO RATINGS

@betajet "I've never determined where the product name Arduino comes from"

Guess you have to make more research on where the name is really coming from ;-) Sometimes a letter makes a huge difference.

Tobias Strauch, EDAptix
User Rank
Blogger
Re: Software Defined Peripherals
Tobias Strauch, EDAptix   5/3/2014 5:16:15 AM
NO RATINGS

@TonyTip "software defined peripherals has been done before"

Well, I never said that I invented virtual peripherals, for sure I didn't. But the point is, that the technology I'm using (System Hyper Pipelining) has many advantages, especially for the system architecture. One out of many potential features is, that it is very, very suitable for virtual peripherals. Only because virtual peripherals are known since the beginning, does that mean I should not optimize the flow for it so user can utilize it.

alex_m1
User Rank
CEO
Re: Software Defined Peripherals
alex_m1   5/3/2014 7:03:13 AM
NO RATINGS
@Tobias:

But since hyper pipelining is a known technique , whose to say someone like XMOS isn't using it in their chips ? It certainly looks so from their low cost.

So i wonder , whose you're target customer, and what benefits over xmos do you offer him ? one that justify the drawbacks of this against xmos(more expensive, less mature tools, no virtual periperial libraries, much less value in learning this system for experience ) ?

Tobias Strauch, EDAptix
User Rank
Blogger
Re: Software Defined Peripherals
Tobias Strauch, EDAptix   5/3/2014 7:47:55 AM
NO RATINGS

Hi Alex,

I'm not sure if SHP is a very, very known technique – otherwise it would be used more often, I guess. I will unroll the full technology concept of SHP in one of my next blogs on this site. So stay tuned.

So this project is more or less driven by some research fun and the enjoyment you have when analyzing the concept and when you are playing with it in real life. We will see where this all leads to and how it differs from other concepts (like the one you are referring to for instance).

If you like to go with some other concepts, go with it.

If you like to play with a new system architecture and providing suggestions how to improve it (just like some nerds do right now as I pen down these words) then feel welcome and help us by funding this project.

Cheers, Tobias

alex_m1
User Rank
CEO
Re: Software Defined Peripherals
alex_m1   5/3/2014 12:08:45 PM
NO RATINGS
Hi Tobias,

Sorry i came a bit rude. That was not my intention. And best of luck with your project !

 

Crusty1
User Rank
CEO
Re: Software Defined Peripherals
Crusty1   5/4/2014 4:57:20 AM
NO RATINGS
Hi Tobias, Tony Tib; Parallax Propellar chip is good but it does require the user to learn yet another implimentation language, at best BST or assembler.

Your approach will at least build on an already large community of Arduino and Atmel knowledge base.

What Atmel chip do you use in your instances?

I will be looking at pledging for a board, as I like the idea of having all those Atmel chips running at the same time in one chip. 

Tobias Strauch, EDAptix
User Rank
Blogger
Re: Software Defined Peripherals
Tobias Strauch, EDAptix   5/4/2014 9:39:00 AM
NO RATINGS

Hi Crusty,

thank you for your kind words.

The initial version is based on the Atmega 2560 (so the full AVR-8 instruction set).

But there are others in the pipe: (MSP430, ARM3,) OpenRISC 1200 and a self designed Cortex M3, but I would like to release the AVR-8 first. You know, this project is not set up to compete with some other guys, it is more about to demonstrate how you can make off-the-shelf CPUs (e.g. opencores.org) more efficient using SHP, that's it. But I guess you know that since our good old APP times.

Cheers, Tobias

Crusty1
User Rank
CEO
Re: Software Defined Peripherals
Crusty1   5/4/2014 10:04:23 AM
NO RATINGS
Hi Tobias: Now to an old timer like me, how many 6502 cores could you get running on the FPGA at one time.

It might make playing Elite unforgetable? (:-)LOL

Will be backing soon when the good lady wife is not looking at the bank balance.

Regards

Crusty

Page 1 / 3   >   >>
Most Recent Comments
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.