Breaking News
Engineering Pop Culture!

Photo gallery: Engineering's messiest desks

Where do you put the mouse??
NO RATINGS
< Previous Page 3 / 24 Next >
View Comments: Newest First | Oldest First | Threaded View
Page 1 / 9   >   >>
mario2014
User Rank
Author
true!
mario2014   2/7/2014 1:22:27 PM
NO RATINGS
yes that is true http://jocurinoi12.com/jocuri-mario, but also hard to believe http://jocuribarbie.ws

artistu1991
User Rank
Author
re: Photo gallery: Engineering's messiest desks
artistu1991   6/23/2013 5:59:57 PM
NO RATINGS
very interesting website. http://www.jocurifotbal.biz http://www.filmehd-online.net

mar1us91
User Rank
Author
re: Photo gallery: Engineering's messiest desks
mar1us91   5/10/2013 10:48:12 AM
NO RATINGS
There are several other ways managers try to help engineers and then wonder why the engineer has a failure to thrive. http://www.jocuricu-mario.ro

mar1us91
User Rank
Author
re: Photo gallery: Engineering's messiest desks
mar1us91   5/10/2013 10:47:30 AM
NO RATINGS
Car insurance quotes will definitely be high if the coverage has any gaps. http://www.jocuricu-mario.ro - http://www.jocuride-gatit.ro - http://www.jocuri-bile.ro

SYSINFRASHandas
User Rank
Author
re: Photo gallery: Engineering's messiest desks
SYSINFRASHandas   4/29/2013 3:23:00 PM
NO RATINGS
Well said Realsena But I write if you allow me. Engineers are "In in solving mode" for more complexe Technical problems, but seem might lead to ignore simple things and seem "messy" from a different perspective;the general perspective. But leaving as it is might be simplest way, leaving room for...comments

Rsaksena
User Rank
Author
re: Photo gallery: Engineering's messiest desks
Rsaksena   4/28/2013 8:02:36 AM
NO RATINGS
I think they shall not be called "Engineering's messiest desks" rather they are most active and alive Engineering's desks. An Engineer

Cookie Jar
User Rank
Author
re: Photo gallery: Engineering's messiest desks
Cookie Jar   4/27/2013 8:35:46 PM
NO RATINGS
The definition of spacial efficiency - getting the most stuff into the available space.

Cookie Jar
User Rank
Author
re: Photo gallery: Engineering's messiest desks
Cookie Jar   4/27/2013 6:27:26 PM
NO RATINGS
You can tell it's time to clean up when there's so much clutter on the floor that you keep falling down trying to get around.

J.OZI
User Rank
Author
re: Photo gallery: Engineering's messiest desks
J.OZI   4/23/2013 3:45:31 PM
NO RATINGS
... he might have in mind "... a clean desk is sign of a clear thought ..." or even possible he was speculating on non-theoretical topic ... and missed some points.

xx19xx
User Rank
Author
re: Photo gallery: Engineering's messiest desks
xx19xx   4/20/2013 6:21:52 PM
NO RATINGS
government officers are best in this http://media.npr.org/assets/news/2010/04/28/indiapaper-c0a8c012856deedf4b3abf67bc790b32459fff73-s6-c10.jpg

Page 1 / 9   >   >>
More Blogs from Engineering Pop Culture!
I've designed a fair number of PC boards with an Arduino-compatible heart, but I want more power, which sent me to the Edison.
An FPGA advert from 30 years ago really emphasizes the tremendous strides that have been made in programmable logic technology.
The people who attended the 2016 Annual Gulu Technology Camp found a doorway to future that they had never seen before -- who knows where it will lead them?
Can you suggest any classic science fiction movies and TV shows that should be represented via images in the Caveman Diorama Time Portal?
Who amongst our number would not love to have one of these little beauties at our disposal?
Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed