My chum Jay Dowling just sent me a link to a training video on YouTube. The presenter is showing the use of an electrostatic gun to verify the ability of electronic components and products to survive encounters with electrostatic discharge.
Unfortunately, the presenter doesn’t seem to know which end of an electrostatic gun is the "sharp end," although he soon finds out...
If you read the comments associated with this video you will see that some people think this is all staged (in which case the presenter must have an unnatural fascination with self-inflicted pain), while others think his actions were unintentional, but the film's editor left them in for laughs.
And lest you think that the presenter in the above video could not possibly be as inept as he appears to be, may I invite you to watch the following video. Suffice it to say that I don’t believe anyone can watch this without wincing and exclaiming "Oooohhhh" at least once...
But back to the first video – what do you think – ineptitude of the first order or staged?
If you found this article to be of interest, visit Programmable Logic Designline where – in addition to my Max's Cool Beans blogs – you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).
It surely is an electronic version of jackass.
The circuit board he is "testing" is surely not a realistic test. ESD tests are done while running (the electronics that is, not the tester) and in the housing too see if the discharge current runs outside the critical components.
Well, you can't really SEE that, but you can see if it fails ;)
This reminds me of a slight incident 20 years ago. Testing an Xray generator LC resonator at a customer's site (US/Frog medical company).
Our Scotyland lab HV breakdown test kits all had inbuilt discharge. The frog one did not. Whilst reconnecting the M8 brass nuts with a spanner I managed to have both hands connected to each end of the resonator. ~8Joules discharge, spanner bounced off the 5m high concrete roof! RHS forefinger had marks displaying the "skin effect", a weekly experience whence probing HV prototypes - 6kV @ 100kHz (+ harmonics!) and also the HV side (upto 150kV).
A rather pleasant Indian engineer that I worked beside with described such white skin patches as "The skin effect".
Yup, this is most definitely a rather entertaining spoof.
P.S. I have been in a neural comma, off and in, for 19 months, so the brain is now just adjusting to being sentient again. Cycling is very bad for your health!!!
I was about to make an apology to the frogs, however why does LibreOffice Writer not go the full distance with readline?
It's got to be a spoof - the guy couldn't have been that inept. OK, maybe he's an NRA supporter and he could be, but I don't believe the editor would have left that in a supposedly serious training video.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.