Breaking News
Blog

How to get a meeting with a VC

Blog
10/17/2012 03:39 PM EDT

 3 comments   post a comment
NO RATINGS
View Comments: Threaded | Newest First | Oldest First
docdivakar
User Rank
Author
re: How to get a meeting with a VC
docdivakar   10/18/2012 6:20:02 PM
NO RATINGS
Chuckles aside(!), I have to largely concur with the flow chart above!! I have not had to face navigating this flow chart since I prefer to be self-funded. MP Divakar

elPresidente
User Rank
Author
re: How to get a meeting with a VC
elPresidente   10/19/2012 8:45:55 PM
NO RATINGS
These days, you need to have decision diamonds of "are you in China?" and "are you actually building something?" as vectors out of the building, generally, if the answer is no. and yes, respectively.

Duane Benson
User Rank
Author
re: How to get a meeting with a VC
Duane Benson   10/21/2012 4:17:48 AM
NO RATINGS
I have a sneaking suspicion that the VC selection process is more like a high school election/popularity contest than a disciplined process. It's been a few years since I've been in a VC meeting, but I doubt much has changed. There are a few genuinely thoughtful VC, but there also seem to be a lot that make funding decisions that really don't make much sense. The thing i, though, that I don't think they'd have much better results if it really were about the numbers and probability of success. Once beyond a base level of competence, the type of person that can sell something, whether it be of value or not, to a consumer is likely to be able to sell that same thing to a VC.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...
Navigate to Related Links

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed