REGISTER | LOGIN
Breaking News
Blog

London Calling: Are ARM's big-little days numbered?

NO RATINGS
Page 1 / 2 Next >
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
giriscitek
User Rank
Author
re: London Calling: Are ARM's big-little days numbered?
giriscitek   1/22/2013 6:14:26 AM
NO RATINGS
BIG-little approach is not the best approach w.r.t area consumption on a SOC ! DVFS can be split into 2 parts ( {DV + DF} Scalling ) : 1. DVS : Dynamic Voltage Scaling (very difficult for high yield, process & foundry dependent) 2. DFS : Dynamic Frequency Scaling (Much more design than process/foundry dependent : Eg. Turbo functionality of Intel & AMD processors) Dynamic frequency(DF) scaling without going into dynamic-voltage(DV) scaling issues is a much better idea for overall optimised power consumption. ARM has some customers who want their SOC to get manufactured other than TSMC much of the likes of Samsung, SMIC and Global Foundries. Hence to keep area consumption as compact as possible at the same time dynamically control the overall power consumption by altering (lowering) required performance by using DFS is much more lucrative than BIG-little approach which ARM has undertaken right now. But, BIG-little approach is much more a safe bet for any SOC design perspective because it is much more "process-independent(PI)" than "process-dependent(PD)" which makes is as a foundry independent design idea. BIG-little approach will live for now.

<<   <   Page 2 / 2
More Blogs
Competitors, partners, and customers in our interdependent semiconductor industry often have mutual interests that could benefit from cooperation. By offering customers efficiency, we’d all win. Sadly, that’s not how things often work.
Left unsaid in the announcement is what this new partnership entails, and on whose chip Waymo is running the heavy-duty deep-learning algorithms.
Spurred by the growth of low-cost, additive 3D- printing, conductive inks have regained attention in recent years despite having existed for quite some time.
Mentor's Charley Selvidge has been thinking that the operating system of a hardware emulator is a natural evolution of the way software systems are built for emulators.
As FPGA-based realizations become bigger and more complex, synthesis tools that deliver an automated flow are the obvious choice for creating optimized designs in a timely manner.
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed