Breaking News
Blog

Desperately seeking solutions

Lauro Rizzatti
9/21/2010 04:19 PM EDT

 2 comments   post a comment
NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
DKC
User Rank
Rookie
re: Desperately seeking solutions
DKC   9/22/2010 8:03:33 PM
NO RATINGS
Seems to me that the design methodology is at fault, just making the verification faster doesn't fix that - it will just reduce the time it takes to execute the same old bad practices. Some correct-by-construction tools and formal verification should at least remove the functional verification problem. Verifying your power-management, timing, analog and RF stuff is beyond what an FPGA box will do.

Max The Magnificent
User Rank
Blogger
re: Desperately seeking solutions
Max The Magnificent   9/21/2010 4:37:56 PM
NO RATINGS
I would be very interested to see a breakdown of ASIC/SoC Designs showing the distribution of size. Like out of 100 designs how many have 5 million gates or less... how many have 10 million gates... 50 million gates ... 100 million gates ... more than 1 billion gates...

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week