Breaking News
Blog

No room for error: Creating highly reliable, high-availability FPGA designs

Clive Maxfield
1/23/2011 09:48 PM EST

 3 comments   post a comment
NO RATINGS
View Comments: Oldest First | Newest First | Threaded View
Max The Magnificent
User Rank
Blogger
re: No room for error: Creating highly reliable, high-availability FPGA designs
Max The Magnificent   1/23/2011 10:02:01 PM
NO RATINGS
Quite apart from anything else, I really liked the way Figure 1 in this paper shows how all the elements of an FPGA Design and Verification flow relate to each other.

Acepilot
User Rank
Rookie
re: No room for error: Creating highly reliable, high-availability FPGA designs
Acepilot   1/27/2011 3:55:55 PM
NO RATINGS
Interesting article, but where is the link to the white paper? I searched the Synopsys web site, and can not find the paper. Do you have the link?

Max The Magnificent
User Rank
Blogger
re: No room for error: Creating highly reliable, high-availability FPGA designs
Max The Magnificent   1/27/2011 4:08:43 PM
NO RATINGS
At the very bottom of the article there's a link that says "Click Here to see this whitepaper" ... maybe I was being too subtle (grin)

Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week