Breaking News
Blog

Another high-level synthesis company targeting FPGAs

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
KarlS
User Rank
Rookie
re: Another high-level synthesis company targeting FPGAs
KarlS   1/29/2011 7:22:37 PM
NO RATINGS
Hi Dr. DSP This approach requires that binary be generated then transformed into wires and registers in a unique physical pattern with all the placement/routing/timing analysis complications. Why not a design that runs at the source code level so that a few designs with different capacities can be used to cover a range of applications? Just reload the memories to change the function but not the physical layout. That is part of the mpu advantage but debug requires knowing all the processes of the compiler and the cpu instruction set details. Of course the fact that one may have to use C++ rather than C to access the MMIO registers doesn't make anything simpler.

KarlS
User Rank
Rookie
re: Another high-level synthesis company targeting FPGAs
KarlS   1/29/2011 5:11:59 PM
NO RATINGS
The GCC compiler generates what is called RTL which is then back end compiled to specific cpu instruction sets. I may have the wrong acronym but Wikipedia has a description. Basically two registers are manipulated by an operator and the result put in to a register. Compiler optimization is included, so it sounds like they are putting the registers and data flow operators on the FPGA, bypassing the C to HDL step. Like all the pie in the sky schemes, we will have to wait awhile to see how well it works.

DrFPGA
User Rank
Blogger
re: Another high-level synthesis company targeting FPGAs
DrFPGA   1/26/2011 7:38:12 PM
NO RATINGS
There is clearly a need to move us up the design ladder to something above pushing signals into registers. I hope these guys can do it- the approach of taking processor code might be a good one...

Max The Magnificent
User Rank
Blogger
re: Another high-level synthesis company targeting FPGAs
Max The Magnificent   1/25/2011 3:57:21 PM
NO RATINGS
Very interesting Brian -- I used to know some of the folks at AccelChip -- I look forward to discovering more about this BinaChip reincarnation -- Max

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.