Design Con 2015
Breaking News
Blog

From timing to power: the shift in modeling standards

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
old account Frank Eory
User Rank
Rookie
re: From timing to power: the shift in modeling standards
old account Frank Eory   2/4/2011 10:33:38 PM
NO RATINGS
Attempting to model power at the system level is going to be quite a daunting task -- but a necessary one. Power modeling at the gate level is now fairly mature, but we still can't say with any accuracy how much power the chip dissipates -- because the answer is always "it depends on the application." In other words, somewhere between the deep sleep mode dissipation and the everything-running-full-blast dissipation.

Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll