Breaking News
Blog

Do we need a new FPGA structure for prototyping?

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
KarlS
User Rank
Rookie
re: Do we need a new FPGA structure for prototyping?
KarlS   2/23/2011 8:35:39 PM
NO RATINGS
Parsing the HDL and using embedded memory blocks for control logic and registers to execute the HDL is probably possible using today's FPGA's. It sounds a bit outlandish, but since the memories can cycle in less than half the cycle of a typical FPGA, then one memory can decode the controls to get addresses for 2 operands and have them ready to be used at the end of the main clock cycle just as if they were in discrete registers and gated thru the usual data path. I would need to know more about the need for cycle accuracy requirements to really be sure. A crisper definition of what really constitutes the "System" in ESL would help. i.e. Is there a cpu with an operating system so the communication is via MMIO/Interrupts between the software and hardware, or is there direct connection that must happen on a cycle by cycle basis? (In other words, is the cpu on chip with direct connections?)

Max The Magnificent
User Rank
Blogger
re: Do we need a new FPGA structure for prototyping?
Max The Magnificent   2/22/2011 11:51:53 PM
NO RATINGS
Hi Brian -- this is an interesting idea -- I wonder what the folks at Altera and Xilinx have to say about it...

Most Recent Comments
didymus7
 
didymus7
 
pmyg89
 
didymus7
 
didymus7
 
didymus7
 
Measurement.Blues
 
kfield
 
Measurement.Blues
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week