Breaking News
Blog

May you live in interesting times…

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
KarlS
User Rank
Rookie
re: May you live in interesting times…
KarlS   3/22/2011 2:00:10 PM
NO RATINGS
The evolution of hardware design is analogous to the evolution of software, but is years behind. Well "So What?": It is not that RTL is bad because the gcc compiler translates to "RTL" as an intermediate step, then the back end converts to specific instruction sets for each different cpu. We need to look at what really has to happen when designing a system and draw on the analogies. Things like reuse, encapsulation, abstraction, etc, exist in OOP. There are also data flow and control/decision functions. HDL modules can be modeled by OOP classes(control and data flow) then compiled and instantiated to run with the application being developed, rather than being run on an "RTL" simulator. The point is to capture the function and integrate it with the software without using antiquated technology. The compilation will also be much faster because the routing and placement associated with HDL is unnecessary.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll