Breaking News
Blog

Chips in Space: Letís look inside ARISSat-1 (part 2)

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
Steve Bible
User Rank
Author
re: Chips in Space: Letís look inside ARISSat-1 (part 2)
Steve Bible   8/22/2011 6:29:21 PM
NO RATINGS
Hello Sanjib, no special protection was given to the electronics. However, we did put in redundancy and monitoring so that the subsystems will continue to operate if they detected a failure. We shall see during the life of ARISSat-1 how well it performs in Low-Earth Orbit radiation environment. On the battery choice, please see my replies above. Glad you like the blog!

Steve Bible
User Rank
Author
re: Chips in Space: Letís look inside ARISSat-1 (part 2)
Steve Bible   8/22/2011 6:26:23 PM
NO RATINGS
Hi SQ2AHR, thank you! It really wasn't a political decision. In the beginning ARISSat-1 was to be SuitSat-2. We would get the suit and its battery. Thus we always planned from the beginning to use the Orlan suit battery.

Steve Bible
User Rank
Author
re: Chips in Space: Letís look inside ARISSat-1 (part 2)
Steve Bible   8/22/2011 6:23:50 PM
NO RATINGS
Hi David, the battery is what we were given for the project. We did expect it to live a little bit longer than it did. But we did learn! So we are discussing options for the next ARISSat such as NiCd with supercaps. It will be experimental so we can learn from it. It will also have to meet all safety requirements.

Sanjib.A
User Rank
Author
re: Chips in Space: Letís look inside ARISSat-1 (part 2)
Sanjib.A   8/22/2011 3:58:40 PM
NO RATINGS
Steve, thanks a lot for sharing the information. I'm curious to know what measures are taken to protect the electronics from harsh conditions in space, which are not usually needed on earth. Again, I am also wondering why you did not do something better than using that battery. Great article! will look forward for the next parts.

mac_droz
User Rank
Author
re: Chips in Space: Letís look inside ARISSat-1 (part 2)
mac_droz   8/22/2011 8:21:50 AM
NO RATINGS
Great article! I'm following it as well as the project website. There's just one think I don't understand: Why on Earth did you pick the battery with a maximum lifespan of 5 cycles and unknown characteristics in the temperature range that you are going to use? I understand all about the safety (there are good articles in the technical section on the project website), but this seems almost like a political decision. Any off the shelf battery from supermarket would do a better job it seems. Anyway I enjoy reading! 73 de sq2ahr

David Ashton
User Rank
Author
re: Chips in Space: Letís look inside ARISSat-1 (part 2)
David Ashton   8/22/2011 8:07:10 AM
NO RATINGS
Steve, could you not have used a battery with a better projected lifespan? Or were you stuck with this one? How would you do it better next time?

<<   <   Page 2 / 2
Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed