Design Con 2015
Breaking News
Blog

Atrenta and Cadence team up on high-level synthesis flow

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
Jack.Erickson
User Rank
Rookie
re: Atrenta and Cadence team up on high-level synthesis flow
Jack.Erickson   10/25/2011 6:44:25 PM
NO RATINGS
Hi Brian, I'm glad somebody analyzes these releases the way you do. Just to support what Mike said, this is a collaboration that was driven by some common customers. As they deploy C-to-Silicon in their production design flows, which use SpyGlass to check their RTL today, they want to continue to utilize SpyGlass but in a way that is appropriate for tool-generated RTL. So our collaboration is to define the recommended set of rules for a flow where the RTL is now generated by C-to-Silicon, not written by a human. Hope that helps clear things up a bit. -Jack

Radio
NEXT UPCOMING BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll