Breaking News

Atrenta and Cadence team up on high-level synthesis flow

View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Atrenta and Cadence team up on high-level synthesis flow
Jack.Erickson   10/25/2011 6:44:25 PM
Hi Brian, I'm glad somebody analyzes these releases the way you do. Just to support what Mike said, this is a collaboration that was driven by some common customers. As they deploy C-to-Silicon in their production design flows, which use SpyGlass to check their RTL today, they want to continue to utilize SpyGlass but in a way that is appropriate for tool-generated RTL. So our collaboration is to define the recommended set of rules for a flow where the RTL is now generated by C-to-Silicon, not written by a human. Hope that helps clear things up a bit. -Jack

Flash Poll
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week