Breaking News
Blog

Atrenta and Cadence team up on high-level synthesis flow

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
Jack.Erickson
User Rank
Rookie
re: Atrenta and Cadence team up on high-level synthesis flow
Jack.Erickson   10/25/2011 6:44:25 PM
NO RATINGS
Hi Brian, I'm glad somebody analyzes these releases the way you do. Just to support what Mike said, this is a collaboration that was driven by some common customers. As they deploy C-to-Silicon in their production design flows, which use SpyGlass to check their RTL today, they want to continue to utilize SpyGlass but in a way that is appropriate for tool-generated RTL. So our collaboration is to define the recommended set of rules for a flow where the RTL is now generated by C-to-Silicon, not written by a human. Hope that helps clear things up a bit. -Jack

Most Recent Comments
Kevin Krewell
 
daleste
 
Ian Johns
 
Etmax
 
daleste
 
alex_m1
 
Ian Johns
 
David Ashton
 
MeasurementBlues
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll