REGISTER | LOGIN
Breaking News
Blog

Synopsys introduces new VIP architecture

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
Gaurav Jalan
User Rank
Author
re: Synopsys introduces new VIP architecture
Gaurav Jalan   2/28/2012 1:11:02 PM
NO RATINGS
I think this move is also required to ease out the porting of the VIP adapters when working with hardware accelerators which is a weak link in the process. I wrote relevant blog post on general VIPs @ http://whatisverification.blogspot.com

Neill.Mullinger
User Rank
Author
re: Synopsys introduces new VIP architecture
Neill.Mullinger   2/28/2012 6:04:26 AM
NO RATINGS
The debugging is not provided through a specific interface like JTAG; Each Discovery VIP generates the record of behavior seen on its protocol interface for display and debug in the Protocol Analyser.

MAVERICK230
User Rank
Author
re: Synopsys introduces new VIP architecture
MAVERICK230   2/28/2012 5:53:42 AM
NO RATINGS
JTAG VIP architecture is complaint with regular languages like C,C++,System C, System Verilog in conjunction with Methodologies like VMM,UVM,OVM etc. This is a industry standard and should be compliant without any issue.

Kinnar
User Rank
Author
re: Synopsys introduces new VIP architecture
Kinnar   2/27/2012 7:26:10 PM
NO RATINGS
Which interface VIP uses for the debugging purpose? Is it JTAG?

Most Recent Comments
resistion
 
rick merritt
 
traneus
 
ggman02
 
Max The Magnificent
 
Max The Magnificent
 
Max The Magnificent
 
VicVat
 
tb100

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed