This is a roundup of news or activities in the past few days that may be of interest to people.
Synopsys has announced availability of verification IP (VIP) for Non-Volatile Memory Express (NVMe), an emerging storage protocol for connecting solid state drives (SSDs) directly to the PCI Express® interface. The release of NVMe verification IP was enabled by Synopsys' recent acquisition of ExpertIO, which brought expertise and a portfolio of storage-based verification IP. ExpertIO has been an active member and contributor to the NVM Express architectural committee since its inception.
GLOBALFOUNDRIES has announced that its Fab 1 in Dresden, Germany has shipped a quarter of a million semiconductor wafers based on 32nm High-k Metal Gate (HKMG) technology. On a unit basis, cumulative 32nm shipments for the first five quarters of wafer production are more than double that achieved during the same period of the 45nm technology ramp, demonstrating that the overall 32nm ramp has significantly outpaced the 45nm ramp, despite the integration of a number of new and complex elements in both design and process technologies.
Newark’s element14 has announced a partnership with PCB Assembly Express to provide its quick design and assembly prototyping services to North American customers. Through this partnership, design engineers can access PCB Assembly Express’ services through the Knode on element14, an intelligent online search and knowledge tool that helps engineers research, select and buy the right solutions for their designs. Fully-assembled prototypes are possible in as little as 24 hours.
CEITEC S.A and MunEDA have closed a licensing agreement in which CEITEC will use the MunEDA tool suite WiCkeD™ – designed for analysis, modeling, optimization and verification of integrated circuit designs – to develop analog, radio frequency (RF) and mixed-signal integrated circuits (ICs). CEITEC S.A is a Brazilian company focused on the development and production of application-specific standard products (ASSPs) for the RFID, wireless communications and digital multimedia market segments. The company’s adjoining factory, now in the final stages of assembly and certification, is the first and only facility of its kind in Latin America to produce chips.
Avery Design Systems has announced availability of its X verification solution, SimXACT, targeting X propagation analysis including gate-level X pessimism analysis and automatic correction of gate-level simulation results, and XVER, X optimism analysis of RTL simulation.
The inherent limitations of handling non-determinism associated with X values in logic simulation means simulation results may not reflect actual hardware operation. Insight XVER uses formal methods to accurately analyze X propagations. SimXACT utilizes a hybrid method to perform formal combinatorial X pessimism analysis while running gate-level simulation of a full chip netlist. SimXACT supports Cadence NC-Sim, Synopsys VCS, and Mentor Questa. When an X is encountered during simulation at a register/latch input or chip-level output, SimXACT formally proves whether the X is real or false. If false, it dynamically corrects the simulation value on the fly in the simulator as well as generates HDL code pinpointing a force/release at the origin of the X pessimism. Real X propagation can be debugged using a full sequential backtrace report showing the exact register to register paths from original X source registers or inputs to their destination registers spanning multiple clock cycles.
Cypress Semiconductor has announced the EZ-USB® FX3 USB 3.0 controller has been chosen for the SuperSpeed Microsoft USB Test Tool (SuperMUTT). SuperMUTT can be used with virtually any USB 3.0-enabled host driver to test USB compliance and compatibility with Microsoft’s upcoming Windows 8. Microsoft’s SuperMUTT is a custom test tool designed to simulate a very wide range of different USB devices. Cypress’s EZ-USB® FX3 device integrates an ARM9™ controller and 512kB RAM, allowing developers a programmable tool to test their USB 3.0 drivers. FX3 also has a General Programmable Interface (GPIF), which is a flexible parallel interface that enables communication with any other device, which works well with the SuperMUTT.
Mentor Graphics is simplifying Linux and open source development with the release of its next generation Embedded Linux platform. It includes support for the Yocto Project, an open source collaborative project established by The Linux Foundation. By leveraging the Yocto Project, the Mentor Embedded Linux platform helps developers easily build Linux-based embedded systems, independent of hardware architecture. With the new platform, developers also gain the ability to easily select the best Linux kernel for their needs, whether that kernel was developed by Mentor Graphics, by a semiconductor company, or by any third party.
S2C announced that it has enhancement its TAI Player Pro FPGA-based prototype design and debug software. TAI Player Pro 4.1 enhancements enable simultaneous multiple Altera or Xilinx FPGA debug and the addition of new runtime features including constant measurement of voltage and current plus the real time measurement of clock frequencies. TAI Player Pro serves as a uniform front-end to Altera, Xilinx or other 3rd party FPGA synthesis, place and route and debug software. With TAI Player Pro, the user designs and debugs the FPGA-based prototype in a common environment and can seamlessly move between the underlying Altera, Xilinx or 3rd party tools.
Cosmic Circuits has announced the development of MIPI D-PHY, MIPI M-PHY, USB2.0, USB3.0, PCI Express and HDMI IPs in 28 and 20nm. Cosmic Circuits is also developing the controller solutions for these standards in order to provide customers with a complete solution. Cosmic Circuits offerings are broadly classified in to two groups, AMS (Analog and Mixed Signal) IP and Connectivity (Interface) IP. Cosmic has silicon available in 28nm for their AMS IP. The 28nm MIPI solutions (D-PHY and M-PHY) have already been taped out and evaluation boards with the 28nm silicon are expected to be available in the next quarter. The MIPI D-PHY is based on v1.1 of the D-PHY specifications and supports up to 1.5Gbps. The MIPI M-PHY is based on v1.4 of the M-PHY specifications and is ideally suited for usage in applications such as DigRFv4, UFS, CSI-3, LLI and SSIC. The IP also supports both the SYS and PWM modes of low-speed operation making it a universal PHY.
Analog Bits has unveiled a new cable-specific SERDES IP specifically targeting the cost-sensitive, yet performance demanding consumer cable market. The latest addition to the Analog Bits SERDES IP product line allows customers to use low cost cables with SERDES at either end to recover and retime the signal and has been demonstrated with multiple cables including FFC ribbon, Micro-Coax and Dual-Coax. The pin-configurable macro uses standard CMOS logic process devices and exhibits exceptional input sensitivity, jitter tolerance and sophisticated equalization. Its low pin count, low power and compact form factor – 0.095 mm2 active silicon area per lane – make it suitable for a variety of flip-chip and wire-bond packages embedded in connectors. The serial client interfaces can connect directly to SFPs and operate over a wide range of frequencies from 125 Mb/s up to 12.5 Gb/s.
Cypress Semiconductor has announced the second in an ongoing series of extensions to Version 2.0 of its PSoC Creator™ Design Environment for the PSoC® 3 and PSoC 5 programmable system-on-chip families. Component Pack 2 adds the following new capabilities for PSoC customers:
- Digital Filter Block Assembler and Simulator: Provides low-level access to an integrated hardware co-processor available in the PSoC 3 and PSoC 5 devices. Optimized for digital filtering applications including IIR and FIR, the Digital Filter Block, is also useful to off-load complex mathematical processing from the integrated MCU enabling even higher performance PSoC solutions.
- High Speed SPI Master Mode: Doubles the SPI Master performance, enabling up to 18 Mbps of throughput for customers.
- USB MIDI Class: Adds USB descriptors for USB MIDI and USB Audio, enabling customers to easily design PSoC into digital audio applications.
– keeping you covered
If you found this article to be of interest, visit EDA Designline
where you will find the latest and greatest design, technology, product, and news articles with regard to all aspects of Electronic Design Automation (EDA).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for the EDA Designline weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).