Breaking News
Blog

ESL is alive and well – Synopsys explains

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
dyson_
User Rank
Rookie
re: ESL is alive and well – Synopsys explains
dyson_   3/30/2012 11:17:28 AM
NO RATINGS
Interesting to read about the blurring of the tool/IP boundary. We see this happening in a big way in our offering (ART). Complex IP has to include tools that allow the user to configure that IP and generate/have models to use in system verification. When the IP is dynamically reconfigurable this becomes even more important.

BrianBailey
User Rank
Blogger
re: ESL is alive and well – Synopsys explains
BrianBailey   3/29/2012 4:59:57 PM
NO RATINGS
While the term ESL may indeed not be an ideal acronym, it is an important step in raising the abstraction level of design and verification - which will enable ever more complex chips to be created.

defendor
User Rank
Rookie
re: ESL is alive and well – Synopsys explains
defendor   3/29/2012 12:21:39 PM
NO RATINGS
ESL...I'm sure this tool was created by the same group of idiots that insist on naming every half-baked EDA methodology with 3 letter acronyms.

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.