Breaking News
Blog

Power 107: Power Delivery Networks

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
Tobias Bjerregaard / CEO Teklatech
User Rank
Rookie
re: Power 107: Power Delivery Networks
Tobias Bjerregaard / CEO Teklatech   4/30/2012 11:56:39 AM
NO RATINGS
Good comments on some of the challenges related to transient power. Recent years have seen an increasing attention in this domain. And rightly so! The industry has gone through the phase of adapting dynamic power integrity analysis tools, to help designers understand the effects better. Topics relating to voltage regulators and power gating belong to the more advanced part of the discussion. Common counter measures to transient current demand are typically 'brute-force' approaches such as adding more local decaps. This however does not go well with an increasingly fine power gating granularity, as a heavily decap'ed gated power domain will cause trouble-some rush currents, or - to avoid this - slow wake-up time. Slow wake-up time again does not go well hand in hand with fine-grained power gating, as the fine granularity typically is possible, when the up/down cycle time of the power region is short. As an alternative, we see that the use of advanced dynamic power shaping approaches are gaining industry momentum. Dynamic power shaping means shaping the transient power response of a design, within existing timing and power constraints, to reduce the current peaks and slopes (di/dt), making the circuit less troublesome by construction.

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.