Breaking News
Blog

Fully Depleted Silicon on Insulator devices

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
Adele.Hars
User Rank
Rookie
re: Fully Depleted Silicon on Insulator devices
Adele.Hars   8/16/2012 3:55:40 PM
NO RATINGS
It seems you can -- see http://www.advancedsubstratenews.com/2012/04/leti-adding-strain-to-fd-soi-for-20nm-and-beyond/

KarlFredrik
User Rank
Rookie
re: Fully Depleted Silicon on Insulator devices
KarlFredrik   6/25/2012 10:38:29 AM
NO RATINGS
Is it possible to strain engineer SOI-MOSFETs to the same degree as standard Si?

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll