Universal flash storage (UFS) just became a bit more practical with the JEDEC Solid State Technology Association’s release of JESD224, which standardizes UFS testing. Defined by JEDEC standard JESD220A, UFS is a high performance interface for the next generation of mass storage devices, aimed at portable products like tablets and smartphones. The new standard details test cases and procedures for measuring the behavior of UFS devices against the performance defined in JESD220A version 1.1A.
Although companies generally try to implement standards with the best of intentions, variations have the potential to result in systems that fail to deliver the required performance. JESD224 defines test protocols to ensure that the development process results in products that comply with the standard. Each test item provides detailed description for commands and command sequences. The document also specifies command input parameters and specific expected output rather than simply assigning a range.
“It’s an important standard, because UFS is here to stay,” says Mian Quddus, chairman of the JEDEC board of directors and the JC-64 Committee for Embedded Memory Storage and Removable Memory Cards. “The publication of JESD224 is indicative of the support that the memory manufacturers, leading consumer device and mobile OEMs have for UFS, and their close collaboration within JEDEC towards broad and rapid adoption of UFS,” he notes. “Providing this essential test support for device manufacturers is a critical aspect of that effort.”
Plans call for the Universal Flash Storage Association (UFSA) to incorporate the new test procedures JESD224 into its Compliance Test Specification for UFS product compliance certification. “The UFSA has worked closely with JEDEC on UFS technology adoption and product compliance,” sys Perry Keller, chairman of the UFSA Compliance Committee. “The UFS protocol test procedures defined in JESD224 provides a strong technical foundation for the UFS product compliance certification program being created at the UFSA.”
For more information, download the standard for free here.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.