Si2 and the IEEE DASC are co-sponsoring an open industry meeting on low power standardization futures...
Many of you know all too well the bifurcated history of low-power design intent standards in the EDA industry over the past seven years, which has added complexity across the supply chain. In recent years, there have been significant outreach efforts to bring these formats closer together – interoperability guides, OpenLPM / CPF technology contributions, white papers, and lots of good joint development work in both the IEEE P1801 group and the Si2 Low Power Coalition. Si2’s goal, which I believe is shared across the industry, is to actually get to a single power intent format definition that embodies all capabilities required by industry and is universally adopted across all tools in the market. It is feasible, and we are making progress. The approval of 1801-2013 is a significant milestone toward that end, and I look forward to its rapid adoption.
In addition to describing the power intent architecture for a design, there are standardization needs for a common structure for power models to analyze that intent at varying levels of design abstraction. In the past, I have used this blog to explain some of those power modeling standards that have emerged from the LPC. Now, with the successful completion of 1801-2013, the IEEE Design Automation Steering Committee (DASC) is planning for next steps in future low power needs, and Si2 is an active partner in this process. Si2’s goal is to help support an industry-wide alignment in power standards futures going forward for maximum shared industry benefit.
I am very pleased to report that Si2 and the IEEE DASC are co-sponsoring an open industry meeting on low power standardization futures. Presentations on this topic will be made by luminaries representing Si2 and the DASC, with the bulk of the meeting centered around an open industry discussion on future low power modeling requirements. You need not be a member of either Si2 or the IEEE to attend this meeting. There is no charge for attending, but please register at: http://www.si2.org/?page=1544 so we can plan properly.
This meeting will be an excellent opportunity to learn more about industry directions for low power standards and to share your perspective to help better align upcoming standards with industry needs in low-power design and verification.
I would also like to invite readers to visit Si2’s new booth #1427 at DAC for a joint IEEE-Si2 presentation on low power modeling standards slated for Monday, 11am-12pm. This joint presentation will feature leaders from both IEEE and Si2, as yet another positive sign of détente in our industry. Please attend to demonstrate your show of support!
Steve Schulz is president and CEO of Si2
More Collaborative Advantage blogs are available for your reading pleasure.
Recent entries include:
OpenDFM achieves production status
Rapid progress in silicon photonics standards
Si2 celebrates 25 years at DAC
If you found this article to be of interest, visit EDA Designline
where you will find the latest and greatest design, technology,
product, and news articles with regard to all aspects of Electronic
Design Automation (EDA).
Also, you can obtain a highlights update delivered directly to your
inbox by signing up for the EDA Designline weekly newsletter – just click here
to request this newsletter using the Manage Newsletters tab (if you
aren't already a member you'll be asked to register, but it's free and
painless so don't let that stop you).