This is a roundup of news or activities in the past few days that may be of interest to people.
Atrenta has announced the 5.1 release of its SpyGlass and GenSys platforms. The release contains significant usability improvement and enhancements to address complexity, size and performance challenges for the next wave of SoC designs. The release also offers unique new capabilities enabled by the integration of technologies from SpyGlass for static analysis, BugScope for dynamic verification and GenSys for design exploration. Physically-aware RTL power estimation is now supported by SpyGlass Power.
Analog Bits has disclosed a new family of ultra-secure clocking macros. These low-power IP cores are designed to increase a chip’s resistance to hacking and malicious attack without decreasing battery life or increasing heat.
Synopsys has unveiled a new test technology to reduce the cost of testing silicon devices by delivering up to 3x higher test compression and minimizing the time required to test each silicon die. The new technology also uses fewer pins and higher-frequency on-chip design-for-test (DFT) circuitry, enabling design teams to test several die in parallel and use the maximum performance of their tester equipment to achieve additional reduction in test time and cost.
Synopsys has also announced an extension to its DesignWare Duet Embedded Memory and Logic Library IP portfolio specifically designed to enable the optimized implementation of a broad range of processor cores. The new DesignWare HPC (High Performance Core) Design Kit contains a suite of high-speed and high-density memory instances and standard cell libraries that allow system-on-chip (SoC) designers to optimize their on-chip CPU, GPU and DSP IP cores for maximum speed, smallest area or lowest power – or to achieve an optimum balance of the three for their specific application. A full description is available here.
Toshiba has development a high power gain transistor using a CMOS compatible process. The transistor efficiently reduces power consumption in high frequency RF/analog front-end application. It is difficult to apply the advanced device and process technologies widely used in digital circuitry to RF/Analog circuits, as transistor scaling results in noise and deterioration in energy gain efficiency. They have addressed this problem with a novel device structure using two different materials as the gate electrode of a single MOSFET.
Carbon Design Systems has announced that its latest release of SoCDesigner Plus has expanded the models eligible to be used with Swap & Play. The Swap & Play technology enables a virtual prototype to boot an operating system, such as Linux or Android, in seconds and then debug or optimize performance with 100% implementation accuracy. The latest release enables designers to use fabric components and DDRx memory controllers from any vendor or internal source in a virtual prototype capable of Swap & Play. These components compliment the Fast Model™ component library from ARM and allow users to quickly configure a complete Swap & Play virtual prototype system.
Imagination Technologies announces that it was the fastest growing company among leading IP companies in 2012, outpacing growth of the overall design IP market by more than 3x. The “Market Share Analysis: Semiconductor Design Intellectual Property, Worldwide, 2012” (April 2, 2013) report from market research firm Gartner showed that the third-party semiconductor design IP market grew by 11.2% in 2012, and Imagination grew by 36.4%. MIPS Technologies, recently acquired by Imagination, also outpaced industry growth in 2012, growing by more than 17%.
Wi-LAN announced that it has acquired a portfolio of patents from Cypress Semiconductor related to phase locked loop technology used in a wide range of semiconductor products. WiLAN believes the portfolio has current applicability to memory and other semiconductor products using clock control circuitry.
Rambus and SK Hynix announced they have signed a five-year patent license agreement for the use of Rambus memory-related patented innovations in SK Hynix semiconductor products and have also settled all outstanding claims. The agreement includes a license to certain DRAM products for payments of $12 million per quarter for the next five years.Brian Bailey
– keeping you covered
If you found this article to be of interest, visit EDA Designline
where you will find the latest and greatest design, technology, product, and news articles with regard to all aspects of Electronic Design Automation (EDA).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for the EDA Designline weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you).