Breaking News
Blog

Itís unanimous: Debug biggest verification problem

NO RATINGS
Page 1 / 2 Next >
View Comments: Newest First | Oldest First | Threaded View
Alan M. Feldstein
User Rank
Rookie
re: Itís unanimous: Debug biggest verification problem
Alan M. Feldstein   3/6/2011 2:40:33 AM
NO RATINGS
So we give the design team more time at the front end of the verification cycle (i.e. create verification plan and develop verification environment) to get organized for debug capability. Because of the increased debug efficiency, this allows us to pull in the back end (i.e. debug HDL and environment) of the schedule, hopefully by more than we pushed out the front. If an immediate ROI is too ambitious, we still know we can create capabilities that are reusable across projects. So we bite the bullet on the first project and get ROI on multiple subsequent projects. If we don't do this, our competitors will.

DrFPGA
User Rank
Blogger
re: Itís unanimous: Debug biggest verification problem
DrFPGA   1/22/2011 4:43:50 PM
NO RATINGS
Now if management would just give the design team enough time to add some of these up front techniques to an already tight schedule. Seems like spending money on tools is OK, but providing the time to use them may be difficult to get...

Sean Safarpour
User Rank
Rookie
re: Itís unanimous: Debug biggest verification problem
Sean Safarpour   1/6/2011 4:42:51 PM
NO RATINGS
Here are some related links: * MTV workshop: http://www.mtvcon.org/ * Panelist Slides: http://www.vennsa.com/mtv/

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week