Breaking News
Blog

Why Intel and AMD's departure from WSTS harms the SIA and the U.S. semiconductor industry

NO RATINGS
Page 1 / 2 Next >
View Comments: Newest First | Oldest First | Threaded View
Brutus_II
User Rank
Author
re: Why Intel and AMD's departure from WSTS harms the SIA and the U.S. semiconductor industry
Brutus_II   6/21/2012 3:57:23 PM
NO RATINGS
@ Work to Ride.... no it certainly is not the end of the world, but those company's participation does serve a useful purpose mostly by saving time tracking down the data or estimating for ourselves by providing quick snapshots of the silicon landscape (or perhaps silicon river is better term). My only gripe is that historically even with full participation, the information has not always been the most timely or as up-to-date as would be preferred. Often, but not always, one could learn more and quicker by following articles in WSJ.

anon9303122
User Rank
Author
re: Why Intel and AMD's departure from WSTS harms the SIA and the U.S. semiconductor industry
anon9303122   6/20/2012 7:50:28 PM
NO RATINGS
Well, if it turns out poorly for Intel and AMD, maybe they'll re-join. It seems the only people concerned about these databases are the journalists who report on them and those who manage the databases. I don't think Intel and AMD are run by stupid people and they are very unlikely to provide you their reasons for leaving. This ain't the end of the world.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed