Design Con 2015
Breaking News
Configurable Processors as an Alternative to FPGAs
7/3/2013

Image 1 of 2      Next >

SerDes Implementation Block Diagram- Xilinx Series 7 FPGAs.
SerDes Implementation Block Diagram- Xilinx Series 7 FPGAs.

Image 1 of 2      Next >

Return to Article

View Comments: Newest First | Oldest First | Threaded View
almaktabi
User Rank
Rookie
Re: FPGA coprocessing
almaktabi   7/6/2013 4:51:50 AM
NO RATINGS
Here is a link from Microsoft Reseach describing how to do what you want...

http://research.microsoft.com/apps/video/default.aspx?id=103616

luting
User Rank
CEO
Interesting idea but not sure will fly
luting   7/3/2013 12:11:08 PM
NO RATINGS
I don't have high confidence on this type of architecture for following reasons:

1. Hard to leverage existing eco system: Compiler, Debug, library, etc

2. Hard to expect SW engineer to write a program leverage such architecture efficienctly

3. With Program SoC from Xilinx and Altera in market, there is not enough market space left for such ideal to grow

bobdvb
User Rank
Manager
FPGA coprocessing
bobdvb   7/3/2013 7:49:45 AM
NO RATINGS
I really want to see hybrid chips like Zynq get somewhere in the market, but the flexibility needs to be more accessible. I would like to see something along the lines of an FPGA JIT, where the OS on the fixed CPU recognises it is doing something difficult and automatically programmes a segment of the FPGA to offload that task. Think back to the transputer concepts of the 80s, well we are now doing this in software with JIT optimisation of code but we should push some of that back down to the hardware. I can foresee a JIT which reprogrammes an FPGA, I just can't make it happen.

Most Recent Comments
Freek35
 
ROOMTEMPSC
 
seaEE
 
collin0
 
betajet
 
betajet
 
Bert22306
 
perl_geek
 
GregB1
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week