When it comes to electronics, time to market is everything. To accelerate implementation, this controller and PHY IP from Cadence supports the development of both LPDDR2 and LPDDR3 devices. The PHY has been implemented in the TSMC 28nm high-performance mobile (HPM) process, available with attached IO pads. Features include a two-stage reordering queue to optimize bandwidth and latency, an industry-standard DFI PHY interface, and coherent bufferable write completion.
January 2016 Cartoon Caption ContestBob's punishment for missing his deadline was to be tied to his chair tantalizingly close to a disconnected cable, with one hand superglued to his desk and another to his chin, while the pages from his wall calendar were slowly torn away.122 comments