When it comes to electronics, time to market is everything. To accelerate implementation, this controller and PHY IP from Cadence supports the development of both LPDDR2 and LPDDR3 devices. The PHY has been implemented in the TSMC 28nm high-performance mobile (HPM) process, available with attached IO pads. Features include a two-stage reordering queue to optimize bandwidth and latency, an industry-standard DFI PHY interface, and coherent bufferable write completion.
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.