Breaking News
Blog

Signal Integrity Challenges in High-Speed Interconnects

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
p_g
User Rank
Rookie
agree
p_g   7/25/2013 5:13:46 AM
NO RATINGS
I am also not an RF enginner but VLSI enginer but I agree with Anil Pandy that at 10Gbps speed we certainly need to give giid weightage to signal integrity. I am not sure about simulators we are discussing here but I do doubt if we have understood and modeled the accuracy we need to run SI at such speed?

rick merritt
User Rank
Author
Connectors are part of the SI design
rick merritt   7/24/2013 8:37:55 AM
NO RATINGS
I'm no engineer--I don't even play one on TV--but since we hit the 10G generation people have been telling me the passive channel--including the connectors--are key parts of the design. Their characteristics have to be considered when doing a high-speed design if you want to move data at these rates from point A to point B.

But now I will humbly stand aside and let real engineers weigh in.

Most Recent Comments
_hm
 
David Ashton
 
Olaf Barheine
 
BobSnyder
 
elizabethsimon
 
seaEE
 
BobSnyder
 
NoviceMan
 
David Ashton
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.