Breaking News
Blog

Verification Panel: It's More Than the Hardware

NO RATINGS
View Comments: Oldest First | Newest First | Threaded View
Graham Bell
User Rank
Freelancer
Low Power Design Requires Multiple Verification Approaches
Graham Bell   9/4/2013 3:01:37 PM
NO RATINGS
1 saves
Wally Rhines of Mentor Graphics presented a couple of interesting slides at the Design and Verification Conference in Feb. 2013 that noted Low Power Design requires multiple verification approaches.  Here you can see a waterfall of verification activities was shown:


(click to see a bigger view)

He also noted, that for non-FPGA designs, the following kinds of verification are being done for power managed ICs:


(click to see a bigger view)

This slide agrees with Gary's comments; it seems that only 5-10% of designs verify the Hypervisor/OS control of power management.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll