Design Con 2015
Breaking News
Blog

IP Roundtable, Part 6: Integration Issues Ahead

NO RATINGS
2 saves
View Comments: Newest First | Oldest First | Threaded View
garydpdx
User Rank
CEO
Re: Building Blocks
garydpdx   9/28/2013 8:20:36 PM
NO RATINGS
In that case, please check us out, Space Codesign.  We have the capability of going to implementation after algorithm design and validation, and architecture design exploration.  Implementation can either map to libraries (e.g., Xilinx for FPGA) or to HLS (high level synthesis - Forte, Calypto, Xilinx, etc.) after design exploration figures out meeting your requirements.

By the way, Guy Bois, our president has a new blog article on this site discussing our approach.

DrFPGA
User Rank
Blogger
Building Blocks
DrFPGA   9/22/2013 11:44:52 PM
NO RATINGS
It does seem like the basic definition of IP as a building block is the big problem. This locks you in to a bottom up approach. We need a "compiler" that can pull from the "library" of building block components and customize then as required to meet the high level requirements (speed, power, latency, etc). The tool would search thru the solution space to find a particular combination that fits the requirements (or comes back with a 'no solution' result). That's the direction I'd like to see things move...

Most Recent Comments
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week