Breaking News
Blog

Changing SoC Landscape Goes Further up the Supply Chain

NO RATINGS
1 saves
View Comments: Newest First | Oldest First | Threaded View
vbalasu
User Rank
Author
Re: FinFet influence on SoCs
vbalasu   10/20/2013 1:19:18 PM
NO RATINGS
Does anyone think that the non logic portions of a chip, that is the RF, analog and other building blocks will be developed with FinFet and not with the normal planar transistors, I see already analog has appraoched 45 nm designs, how many technology generations is analog lagging with respect to the digital counterpart. How is the FinFet influence so far on the SoC designs all around.

john-F
User Rank
Author
Re: FinFet influence on SoCs
john-F   10/20/2013 11:10:51 AM
NO RATINGS
the challenge with FinFET is how to make all the non logic transistors. RF, analog, mixid signal, high voltage etc. FinFET has problems. Intel for its new low power Quark (x86 CPU) has a corporate mandate to develop all the SOC building blocks on a planar transistor due to the high level of integration. Also the planar is lower cost and intel has been loosing recent bay trail sockets to media tech and Qualcomm on price. (both much much lower ).

vbalasu
User Rank
Author
FinFet influence on SoCs
vbalasu   10/18/2013 7:02:33 AM
NO RATINGS
 

I am wondering how do FinFeT influence SOC designs, does the properties of the transistor vary so much that it alters the way SoC design has to be approached, do the fundamental design techniques of SoCs remain intact.

 

 

nickflaherty
User Rank
Author
Re: Downloading different optimized blocks? Really?
nickflaherty   10/15/2013 1:02:03 PM
NO RATINGS
Absolutely Junko - that's what is really important about what Imagination is saying - there's lots of research opportunities in this area to make it work, but the organisations that can would have a signficant advantage.

junko.yoshida
User Rank
Author
Downloading different optimized blocks? Really?
junko.yoshida   10/12/2013 6:14:18 AM
NO RATINGS
You wrote:

Once the discovery app determines the hardware available, it downloads different optimized blocks for the different hardware elements, creating the optimal software.


Wow, if this can be really done, that is awesome!

I remember back in the old days when PC video game developers wrote "to the metal," which made it difficult to transport games from one graphics chip platform to another. In those days,  literally, everybody talked about the need for Open API for graphics. (Well, I am talking about the days before OpenGL became virtually accpeted by everyone...)

But in the world of mobile, as you pointed out, with all the fragmentation going on with Android, and different CPUs and not to mention multi-cores, it appears that things have gotten even more complicated.

This is the space very interesting to watch.

 

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed