Breaking News
Blog

EDA Tool Chain Too Complex

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
KarlS01
User Rank
Manager
Re: Not every IC is a huge SoC
KarlS01   11/3/2013 11:44:49 AM
NO RATINGS
The non-SoC designs seem to be neglected because of all the SoC HLS hype.

Another thing is that many designers want vendor/device independence and avoid even using IP and infer everything in HDL. 

If true dual port memory blocks were available across the board, then using one ram for sequencing/control and another for data variables would allow C syntax for source code and for modeling the function by a C#/C++ OOP model using the same heirarchy and structure as the hardware.

The memory access and cycle times are fast enough to match designs using regs and muxes in many cases.

Still another programming language is not necessarily the right answer.  More ways to use block memory should be explored.

Frank Eory
User Rank
CEO
Not every IC is a huge SoC
Frank Eory   10/25/2013 1:23:40 PM
NO RATINGS
Mr. Sanguinetti's comments about tool chain complexity are spot-on if one accepts the premise that EDA tools must move to a higher level of abstraction for design and also for verification. While this premise may be true for large SoC's, let's not forget that not all ICs are large SoCs. Many designs being taped out today don't use High Level Synthesis, for example, and not every design requires a verification flow based on System Verilog.

David Ashton
User Rank
Blogger
Re: Good to see you back
David Ashton   10/24/2013 8:26:52 PM
NO RATINGS
@Brian....you're not going to let a Zimbabwean drink you under the table, surely??   Anyway, I won't be driving.... :-)

Brian Fuller2
User Rank
Blogger
Re: Good to see you back
Brian Fuller2   10/24/2013 7:31:22 PM
NO RATINGS
Yikes. Somewhere in between, methinks! Either that or you're carrying me out!

David Ashton
User Rank
Blogger
Re: Good to see you back
David Ashton   10/24/2013 7:30:13 PM
NO RATINGS
@Brian.....Or 17.....

Brian Fuller2
User Rank
Blogger
Re: Good to see you back
Brian Fuller2   10/24/2013 7:10:55 PM
NO RATINGS
David, just "a" beer? 

;   )

David Ashton
User Rank
Blogger
Good to see you back
David Ashton   10/24/2013 3:29:51 PM
NO RATINGS
It is great to see you back here again Brian, even if you are talking waaay over my head.  I hope I can make it to DW/EEL 14 and we can catch up over a beer....

AnySilicon
User Rank
Freelancer
Welcome back home!
AnySilicon   10/23/2013 8:39:44 AM
NO RATINGS
Welcome back home!

rick merritt
User Rank
Author
Welcome back, Brian!
rick merritt   10/23/2013 12:13:35 AM
NO RATINGS
Good to see your face and prose in eet.com!

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll