Breaking News
Blog

Can Hardware-Assisted Verification Save SoC Realization Time?

NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
SrivRagh
User Rank
Blogger
Re: Application Specific Static Verification is Making the Difference
SrivRagh   11/11/2013 11:13:08 AM
NO RATINGS
Indeed, static based techniques have taken-off in the recent past with simulation based flows becoming a bottleneck. With SoC having processing core and IP becoming more programmable, it becomes necessary after RTL sign-off to verify HW/SW interaction issues, application-level and performance scenarios. Guess, we cannot do away with simulation based techniques completely.

 

Graham Bell
User Rank
Freelancer
Application Specific Static Verification is Making the Difference
Graham Bell   11/8/2013 1:28:03 PM
NO RATINGS
1 saves
The software side of verification is also gearing up for renewed competition among the big vendors and verification-only companies like Real Intent.  They are delivering their next-generation SoC verification suites with a focus on specific areas of concern.  Clock-domain crossing,  X-verification and reset optimization, SDC correctness and consistency, are some of the areas that are receiving dedicated RTL analysis using static analysis. Static analysis is a mix of structural and formal techniques that let designers focus on verification and not on customizing the tool to attack a problem area. 

Besides raw speed, and capacity, the newest tools are addressing the data management for sign-off of these SoCs.   Smart reporting and assisted debug is a key requirement otherwise designers and verification teams will drown in a flood of analysis results.  All of this innovation and targeted investment will be making SoC sign-off manageable, if not easier.

+Graham

 


Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll